Clock domain crossing design for 5-Stage Pipeline RISC32
This project is about the clock domain crossing (CDC) circuit design and implementation in RISC32 for academic purposes. Due to the I/O system usually requires a lower frequency to operate as compared to the CPU clock, the CDC circuit being implemented in RISC32 can allow its I/O system to work in d...
| Main Author: | |
|---|---|
| Format: | Final Year Project / Dissertation / Thesis |
| Published: |
2022
|
| Subjects: | |
| Online Access: | http://eprints.utar.edu.my/4627/ http://eprints.utar.edu.my/4627/1/fyp_CT__2022_LKY.pdf |