Skip to content
VuFind
Advanced
  • 32-bit memory controller desig...
  • Cite this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
32-bit memory controller design: design of memory controller for micron SDR SDRAM
QR Code

32-bit memory controller design: design of memory controller for micron SDR SDRAM

Bibliographic Details
Main Author: Chin, Chun Lek
Format: Final Year Project / Dissertation / Thesis
Published: 2015
Subjects:
QA75 Electronic computers. Computer science
QA76 Computer software
T Technology (General)
Online Access:http://eprints.utar.edu.my/1543/
http://eprints.utar.edu.my/1543/1/Documention.pdf
  • Holdings
  • Description
  • Similar Items
  • Staff View

Internet

http://eprints.utar.edu.my/1543/
http://eprints.utar.edu.my/1543/1/Documention.pdf

Similar Items

  • Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration
    by: Goh, Dih Jiann
    Published: (2015)
  • 32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality
    by: Chang, Boon Chiao
    Published: (2015)
  • Web STIM (Flash Memory Simulator) / Nurul Ain Maizan
    by: Nurul Ain , Maizan
    Published: (2005)
  • Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM
    by: Ching, Li-Lynn
    Published: (2013)
  • Design of a direct memory access module for 32-BIT RISC32 processor
    by: Tan, E-Chian
    Published: (2022)

Search Options

  • Advanced Search

Find More

  • Browse the Catalog

Need Help?

  • Search Tips