Skip to content
VuFind
Advanced
  • Low-power RF design: Selective...
  • Cite this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
Low-power RF design: Selective power-gated address decoder
QR Code

Low-power RF design: Selective power-gated address decoder

Bibliographic Details
Main Author: Chiang, Chia Yeong
Format: Final Year Project / Dissertation / Thesis
Published: 2014
Subjects:
T Technology (General)
Online Access:http://eprints.utar.edu.my/1184/
http://eprints.utar.edu.my/1184/1/CT%2D2014%2D1101845%2D1.pdf
  • Holdings
  • Description
  • Similar Items
  • Staff View

Internet

http://eprints.utar.edu.my/1184/
http://eprints.utar.edu.my/1184/1/CT%2D2014%2D1101845%2D1.pdf

Similar Items

  • Low-power RF design: Selective power-gated domino multiplexer
    by: Ong, Zi Yong
    Published: (2014)
  • Low-power RF design: Selective power-gated and drowsy memory array
    by: Moon, Jia Min
    Published: (2014)
  • Low Power Design Of 8b/10b Encoder And 10b/8b Decoder Using Clock Gating Technique
    by: Ong, Ji Xian
    Published: (2017)
  • Design of RF energy harvesting system for energizing low power devices
    by: Din, N. M., et al.
    Published: (2012)
  • Development of low power viterbi decoder on complex programmable logic device platform
    by: Abu, Mohd Azlan
    Published: (2018)

Search Options

  • Advanced Search

Find More

  • Browse the Catalog

Need Help?

  • Search Tips