Performance analysis of reduced switch hybrid cascaded multilevel inverter with PSO-based PI controller during load variations
This paper presents the design and simulation of a Hybrid Multilevel Inverter (HMLI) optimized for reduced switch count and minimized total harmonic distortion (THD), while maximizing output voltage. The proposed HMLI configuration employs four voltage sources and five MOSFET switches, achieving pea...
| Main Authors: | , , , , |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
Kyushu University
2024
|
| Subjects: | |
| Online Access: | https://umpir.ump.edu.my/id/eprint/45912/ |