Temperature characteristics of Gate all around nanowire channel Si-TFET
This paper study the impact of working temperature on the electrical characteristics of gate all around nanowire channel Si-TFET and examines the effect of working temperature on threshold voltage, transcondactance (gm), ION/IOFF ratio, drain induced barrier lowering (DIBL), and sub-threshold swing...
| Main Authors: | Agha, Firas Natheer Abdul-kadir, Hashim, Yasir, Jabbar, Waheb A. |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
IOP Publishing
2021
|
| Subjects: | |
| Online Access: | http://umpir.ump.edu.my/id/eprint/32198/ http://umpir.ump.edu.my/id/eprint/32198/1/Temperature%20characteristics%20of%20Gate%20all%20around%20nanowire%20channel.pdf |
Similar Items
Temperature Impact on The ION/IOFF Ratio of Gate
All Around Nanowire TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020)
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020)
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
by: Kosmani, Nor Fareza
Published: (2020)
by: Kosmani, Nor Fareza
Published: (2020)
Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Channel Length-Based Comparative Analysis of Temperature and Electrical Characteristics for SiNWT and GeNWT
by: AlAriqi, Hani Taha, et al.
Published: (2020)
by: AlAriqi, Hani Taha, et al.
Published: (2020)
A temperature characterization of (Si-FinFET) based on channel oxide thickness
by: Atalla, Yousif, et al.
Published: (2019)
by: Atalla, Yousif, et al.
Published: (2019)
Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
Temperature characteristics of FinFET based on channel fin width and working voltage
by: Atalla, Yousif, et al.
Published: (2020)
by: Atalla, Yousif, et al.
Published: (2020)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
by: Yousif, Yousif Atalla
Published: (2019)
by: Yousif, Yousif Atalla
Published: (2019)
The impact of channel fin width on electrical characteristics of
Si-FinFET
by: Atalla, Yousif, et al.
Published: (2022)
by: Atalla, Yousif, et al.
Published: (2022)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)
by: Naif, Yasir Hashim
Published: (2013)
Electrical Сharacterization of Ge-FinFET Transistor Based on Nanoscale Channel Dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Electrical characterization of Ge-FinFET transistor based on nanoscale channel dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Optimization of Channel Length Nano-Scale SiNWT Based SRAM Cell
by: Naif, Yasir Hashim
Published: (2016)
by: Naif, Yasir Hashim
Published: (2016)
Understanding large plastic deformation of SiC nanowires at room temperature
by: Wang, Jun, et al.
Published: (2011)
by: Wang, Jun, et al.
Published: (2011)
Nanowire NMOS Logic Inverter Characterization
by: Naif, Yasir Hashim
Published: (2016)
by: Naif, Yasir Hashim
Published: (2016)
High temperature pulsed-gate robustness testing of SiC power MOSFETs
by: Fayyaz, A., et al.
Published: (2015)
by: Fayyaz, A., et al.
Published: (2015)
The impact of channel fin width on electrical characteristics of Si-FinFET
by: Atalla, Y., et al.
Published: (2022)
by: Atalla, Y., et al.
Published: (2022)
A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016)
by: Naif, Yasir Hashim
Published: (2016)
Optimization of Nanowires Ratio in Nano-scale SiNWT Based SRAM Cell
by: Naif, Yasir Hasyim, et al.
Published: (2015)
by: Naif, Yasir Hasyim, et al.
Published: (2015)
Investigation of FinFET as a Temperature Nano-Sensor Based on Channel Semiconductor Type
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
The role of catalyst metals to the growth of SI nanowire
by: Wahab, Yussof, et al.
Published: (2009)
by: Wahab, Yussof, et al.
Published: (2009)
Temperature sensitivity based on channel length of FinFET transistor
by: Atalla, Yousif, et al.
Published: (2018)
by: Atalla, Yousif, et al.
Published: (2018)
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)
by: Larki, Farhad
Published: (2012)
A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
A new factor for fabrication technologies evaluation for silicon nanowire transistors.
by: yasir, Hashim, et al.
Published: (2020)
by: yasir, Hashim, et al.
Published: (2020)
Morphological and growth characteristics of template-assisted electrodeposited cobalt nanowires: Effect of synthesis current density and temperature
by: Shiave, Ali Imran, et al.
Published: (2021)
by: Shiave, Ali Imran, et al.
Published: (2021)
Microstructure-dependent mechanical behaviors of SiC nanowires
by: Wang, Jun, et al.
Published: (2012)
by: Wang, Jun, et al.
Published: (2012)
Effect of solution concentration and temperature on the growth of ferromagnetic nanowires during electrodeposition
by: Samykano, M., et al.
by: Samykano, M., et al.
Interactions of pyrethroids with the voltage-gated sodium channel
by: Atkinson, Susan
Published: (2003)
by: Atkinson, Susan
Published: (2003)
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)
by: Hashim, Yasir
Published: (2018)
Performance analysis of image transmission with various channel conditions/modulation techniques
by: Mohsin, Marwa Jaleel, et al.
Published: (2020)
by: Mohsin, Marwa Jaleel, et al.
Published: (2020)
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
Similar Items
-
Temperature Impact on The ION/IOFF Ratio of Gate
All Around Nanowire TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020) -
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021) -
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021) -
Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020) -
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
by: Kosmani, Nor Fareza
Published: (2020)