Skip to content
VuFind
Advanced
  • A VHDL implementation of bist...
  • Cite this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
A VHDL implementation of bist technique in UART design / Muhd. Yamani Idna Idris
QR Code

A VHDL implementation of bist technique in UART design / Muhd. Yamani Idna Idris

Bibliographic Details
Main Author: Muhd. Yamani, Idna Idris
Format: Thesis
Published: 2002
Subjects:
QA75 Electronic computers. Computer science
T Technology (General)
Online Access:http://studentsrepo.um.edu.my/10340/
http://studentsrepo.um.edu.my/10340/1/Muhd._Yamani_Idna_Idris.pdf
  • Holdings
  • Description
  • Similar Items
  • Staff View

Internet

http://studentsrepo.um.edu.my/10340/
http://studentsrepo.um.edu.my/10340/1/Muhd._Yamani_Idna_Idris.pdf

Similar Items

  • A VHDL implementation of BIST technique in UART design / by Mohd. Yamani Idna bin Idris.
    by: Idris, Mohd. Yamani Idna
    Published: (2002)
  • FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
    by: Ahmad, Nabihah @ Nornabihah
    Published: (2005)
  • FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
    by: Ahmad, Nabihah @ Nornabihah
    Published: (2005)
  • UART Design, Integration and Synthesis on FPGA
    by: Lee, Zhi Yong
    Published: (2016)
  • Designing uart by using gate-lever implementation
    by: Iffah, Mohamed @ Mohamad Saim
    Published: (2006)

Search Options

  • Advanced Search

Find More

  • Browse the Catalog

Need Help?

  • Search Tips