Finite Impulse Response Filter Design Using VHDL
The report discusses the innovative approach of designing a Finite Impulse Response filter, using IEEE floating point arithmetic. A design is writen in VHDL code.
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2003
|
| Subjects: | |
| Online Access: | http://shdl.mmu.edu.my/963/ |