A 5Gbit/s CMOS clock and data recovery circuit

QR Code

A 5Gbit/s CMOS clock and data recovery circuit

This paper presents a half-rate 5Gb/s clock and data recovery circuit. Retiming of data is done by the linear PD that provides practically no systematic offset for the frequency band of interest The circuit was designed in a 0.18-mu m CMOS process and occupies an active area of 0.2 x 0.32 mm(2). The...

Full description

Bibliographic Details
Main Authors:	Sulaiman , Mohd Shahiman, Mohd-Yasin,, F, Reaz,, Mamun B. I., Soon-Hwei,, Tan, Kok-Siang,, Tan
Format:	Article
Published:	2005
Subjects:	TA Engineering (General). Civil engineering (General)
Online Access:	http://shdl.mmu.edu.my/2407/

Similar Items

A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit
by: Tan, Kok Siang, et al.
Published: (2007)

High-Performance CMOS Clock And Data Recovery Circuit
by: Tan, Kok Siang
Published: (2006)

Design of high-speed clock and data recovery circuits
by: Tan, Kok Siang, et al.
Published: (2007)

An 8-Gb/s half-rate clock and data recovery circuit
by: Khalek, Faizal, et al.
Published: (2007)

Circuit design of a clock data recovery
by: Ashari, Zainab, et al.
Published: (2011)

A study and design of CMOS H-Tree clock distribution network in system-on-chip
by: Loo, Wei-Khee, et al.
Published: (2009)

Fast clock tree generation using exact zero skew clock routing algorithm
by: Reaz, Mamun Ibn, et al.
Published: (2009)

Zero skew clock routing for fast clock tree generation
by: Reaz, Mamun Ibn, et al.
Published: (2008)

A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
by: Chen, Hau Jiun, et al.
Published: (2004)

Low-power dual-port asynchronous CMOS SRAM design techniques
by: Tan, Soon-Hwei, et al.
Published: (2007)

Low-power dual-port asynchronous CMOS SRAM design techniques
by: Tan, Soon-Hwei, et al.
Published: (2007)

Design and simulation of RF-CMOS spiral inductors for ISM band RFID reader circuits
by: Uddin, Md. Jasim, et al.
Published: (2009)

Scattering-limited and ballistic transport in a nano-CMOS circuit
by: Saad, Ismail, et al.
Published: (2008)

A 160-mhz 45-mW asynchronous dual-port 1-mb CMOS SRAM
by: Soon-Hwei, , Tan, et al.
Published: (2005)

Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits
by: Abdul Khalek, Mohd Faizal
Published: (2009)

A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016)

Low power 130 nm CMOS Johnson Counter with clock gating technique
by: Amran, Nur Syuhadah, et al.
Published: (2018)

Clock domain crossing design for 5-Stage Pipeline RISC32
by: Leong, Kar Yong
Published: (2022)

Statistical analysis of power delay estimation in adder circuit using non-clocked pass gate families
by: Senthilpari, Chinnaiyan, et al.
Published: (2007)

Development of solar digital clock
by: Mohd Hafeez, Mohd Nasir
Published: (2009)

Design of Tuneable CMOS Up-Conversion Mixer for RF Integrated Circuit.
by: Ramiah, Harikrishnan, et al.
Published: (2004)

Chess digital clock
by: Rosmira, Roslan
Published: (2008)

Dynamic power saving for CMOS circuits
by: Yeap, Kim Ho, et al.
Published: (2024)

CMOS technology for increasing efficiency of clock gating techniques using tri-state buffer
by: Mohammed, Maan Hameed, et al.
Published: (2017)

Design and implementation of interface circuitry for CMOS-based SAW gas sensors
by: Yasin, F. M., et al.
Published: (2005)

70-Gb/s amplitude-shift-keyed system with 10-GHz clock recovery circuit using duty cycle division multiplexing
by: Mahdiraji, Ghafour Amouzad, et al.
Published: (2010)

Radio frequency identification evolution of reader and antenna circuit design
by: Mohd, Yasin, E, et al.
Published: (2006)

Effect of single event upset on 6T and 12T 32NM CMOS SRAMs circuit
by: Yusop, Nur Syafiqah, et al.
Published: (2016)

Development of CMOS UHF RFID modulator and demodulator using DTMOST techniques
by: Teh, Ying Khai, et al.
Published: (2009)

Radio frequency identification: Evolution of transponder circuit design
by: Mohd, Yasin, F, et al.
Published: (2006)

Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
by: Wang, Jian Zhong
Published: (2017)

A methodology for optimum delay, skew, and power performances in an FPGA clock network
by: Sulaiman, Mohd S.
Published: (2006)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
by: Tan , Tze Liang
Published: (2017)

CMOS 2.45 GHz RF power amplifier for RFID reader
by: Uddin, Md. Jasim, et al.
Published: (2009)

Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters
by: Uddin, Md. Jasim, et al.
Published: (2010)

A low-power high-speed 1-mb CMOS SRAM
by: Tan, , SH, et al.
Published: (2006)

Development of Test Procedure For CMOS Operational Amplifier Application Circuits
by: Abdul Halin, Izhal
Published: (2002)

The clock is ticking
by: Zawawi, Dahlia, et al.
Published: (2009)

Low Power Techniques for a Mixed-Signal Circuit
by: Khalek, Faizal, et al.
Published: (2007)