A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique
In this paper, the design of a high-speed low-voltage CMOS interpolation with flash analog-to-digital converter (ADC) in CMOS 0.18-mu m process is presented. The use of summing differential amplifiers operating in continuous time for interpolation and resistor averaging circuit have significantly im...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
2006
|
| Subjects: | |
| Online Access: | http://shdl.mmu.edu.my/1959/ http://shdl.mmu.edu.my/1959/1/1315.pdf |
| _version_ | 1848789925115199488 |
|---|---|
| author | Seemi, S. Sulaiman, Mohd. S. Farooqui, A. S. |
| author_facet | Seemi, S. Sulaiman, Mohd. S. Farooqui, A. S. |
| author_sort | Seemi, S. |
| building | MMU Institutional Repository |
| collection | Online Access |
| description | In this paper, the design of a high-speed low-voltage CMOS interpolation with flash analog-to-digital converter (ADC) in CMOS 0.18-mu m process is presented. The use of summing differential amplifiers operating in continuous time for interpolation and resistor averaging circuit have significantly improved the circuit's linearity. The new interpolation technique has improved the pertinent phase delay problem of voltage interpolation enormously. A technique to reduce metastability errors in the Error Correction Circuitry is also presented. The circuit achieves a maximum sampling speed of 1.3 GHz. The measured signal-to-noise-plus-distortion ration (SNDR) is 32 dB at 500 MHz. Peak DNL and INL are less than 0.15 LSB and 0.35 LSB, respectively. This ADC consumes about 600 mW from 1.8 V at full speed. The chip occupies 0.56-mm(2) stop active area, prototyped in CMOS 0.18-mu m technology. |
| first_indexed | 2025-11-14T18:04:27Z |
| format | Article |
| id | mmu-1959 |
| institution | Multimedia University |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-14T18:04:27Z |
| publishDate | 2006 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | mmu-19592011-09-23T03:27:46Z http://shdl.mmu.edu.my/1959/ A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique Seemi, S. Sulaiman, Mohd. S. Farooqui, A. S. QA75.5-76.95 Electronic computers. Computer science In this paper, the design of a high-speed low-voltage CMOS interpolation with flash analog-to-digital converter (ADC) in CMOS 0.18-mu m process is presented. The use of summing differential amplifiers operating in continuous time for interpolation and resistor averaging circuit have significantly improved the circuit's linearity. The new interpolation technique has improved the pertinent phase delay problem of voltage interpolation enormously. A technique to reduce metastability errors in the Error Correction Circuitry is also presented. The circuit achieves a maximum sampling speed of 1.3 GHz. The measured signal-to-noise-plus-distortion ration (SNDR) is 32 dB at 500 MHz. Peak DNL and INL are less than 0.15 LSB and 0.35 LSB, respectively. This ADC consumes about 600 mW from 1.8 V at full speed. The chip occupies 0.56-mm(2) stop active area, prototyped in CMOS 0.18-mu m technology. 2006-06 Article NonPeerReviewed application/pdf en http://shdl.mmu.edu.my/1959/1/1315.pdf Seemi, S. and Sulaiman, Mohd. S. and Farooqui, A. S. (2006) A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique. Analog Integrated Circuits and Signal Processing, 47 (3). pp. 273-280. ISSN 0925-1030 http://dx.doi.org/10.1007/s10470-006-5369-0 doi:10.1007/s10470-006-5369-0 doi:10.1007/s10470-006-5369-0 |
| spellingShingle | QA75.5-76.95 Electronic computers. Computer science Seemi, S. Sulaiman, Mohd. S. Farooqui, A. S. A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique |
| title | A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique |
| title_full | A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique |
| title_fullStr | A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique |
| title_full_unstemmed | A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique |
| title_short | A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique |
| title_sort | 1.3-gsample/s interpolation with flash cmos adc based on active interpolation technique |
| topic | QA75.5-76.95 Electronic computers. Computer science |
| url | http://shdl.mmu.edu.my/1959/ http://shdl.mmu.edu.my/1959/ http://shdl.mmu.edu.my/1959/ http://shdl.mmu.edu.my/1959/1/1315.pdf |