Design and implementation of a five stage pipelining architecture simulator for RiSC-16 instruction set

QR Code

Design and implementation of a five stage pipelining architecture simulator for RiSC-16 instruction set

In modern computing, multitasking is the most favorable aspect. An un-pipelined instruction cycle (fetch-execute cycle) CPU processes instructions one after another increasing duration at lesser speed in completing tasks. With pipelined computer architecture, unprecedented improvement in size and...

Full description

Bibliographic Details
Main Authors:	Olanrewaju, Rashidah Funke, Fajingbesi, Fawwaz Eniola, Junaid, S. B., Alahudin, Ridzwan, Anwar, Farhat, pampori, Bisma Rasol
Format:	Article
Language:	English
Published:	Indian Society of Education and Environment 2017
Subjects:	TK7800 Electronics. Computer engineering. Computer hardware. Photoelectronic devices
Online Access:	http://irep.iium.edu.my/56118/ http://irep.iium.edu.my/56118/1/Design%20of%20Pipeline%20published.pdf

Similar Items

Real time telemedical health care systems with wearable sensors
by: Fajingbesi, Fawwaz Eniola, et al.
Published: (2017)

Data in transit validation for cloud computing using cloud-based algorithm detection of injected objects
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)

Watermarking in protecting and validating the integrity of digital information: a case study of the holy scripture
by: Olanrewaju, Rashidah Funke, et al.
Published: (2016)

A novel multi-agent and multilayered game formulation for Intrusion Detection in Internet of Things (IoT)
by: Khan, Burhan Ul Islam, et al.
Published: (2020)

MANET security appraisal: Challenges, essentials, attacks, countermeasures & future directions
by: Olanrewaju, Rashidah Funke, et al.
Published: (2020)

Automated bank note identification system for visually impaired subjects in Malaysia
by: Funke Olanrewaju, Rashidah, et al.
Published: (2016)

Development of kernel for RISC architecture system
by: Ng, Chun Hong
Published: (2014)

32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality
by: Chang, Boon Chiao
Published: (2015)

Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration
by: Goh, Dih Jiann
Published: (2015)

A game theory-based strategic approach to ensure reliable data transmission with optimized network operations in futuristic Mobile Adhoc Networks
by: Khan, Burhan ul Islam, et al.
Published: (2020)

RISC-V instruction set extension on blockchain application
by: Cheong, Kin Seng
Published: (2024)

The development of an RTOS for the 5-Stage pipeline RISC32 microprocessor
by: Er, Pei Qing
Published: (2022)

The development of an exception scheme for 5-stage pipeline RISC processor
by: Goh, Jia Sheng
Published: (2019)

A novel multilevel DC - AC converter from green energy power generators using step-square waving and PWM technique
by: Fajingbesi, Fawwaz Eniola, et al.
Published: (2017)

Design of a 7-Stage pipeline RISC processor (MEM STAGE)
by: Choo, Jia Zheng
Published: (2022)

Clock domain crossing design for 5-Stage Pipeline RISC32
by: Leong, Kar Yong
Published: (2022)

Design of an ADC controller for 5-stage pipeline RISC32 microprocessor.
by: Tan, Yan kai
Published: (2022)

Cryptography as a Service (CaaS): Quantum cryptography for secure cloud computing
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)

Design and fabrication of an intelligent walking staff for visually impaired subjects
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)

RISC Design: Synthesis Of The MIPS Processor Core
by: Yew, Teong Guan
Published: (2003)

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
by: Pang, Wai Leong
Published: (2003)

A comprehensive insight into game theory in relevance to cyber security
by: Anwar, Farhat, et al.
Published: (2020)

Rehashing system security solutions in e-banking
by: Khan, Burhan ul Islam, et al.
Published: (2018)

Integrated vector instruction translator and offloading framework for mobile cloud computing / Junaid Shuja
by: Junaid , Shuja
Published: (2017)

Low cost piezoresistive pressure sensor matrix for pressure ulcer prevention and management
by: Fajingbesi, Fawwaz Eniola, et al.
Published: (2020)

Electrical stimulation in combating pressure ulcer for immobilize subjects: a conceptual framework
by: Azman, Amelia Wong, et al.
Published: (2019)

The Design of an Asynchronous RISC Processor
by: Pee, Yao Hong
Published: (2021)

Secure annihilation of out-of-band authorization for online transactions
by: Hussain, Sabahat, et al.
Published: (2018)

Scope innovative management system (SC)
by: Selvi, Rangasamy
Published: (2014)

Internet of things security vulnerabilities and recommended solutions
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)

Linking software engineering paradigms to Islamic values
by: Khan, Burhan Ul Islam, et al.
Published: (2017)

A pipelined multiplier-accumulator focusing on pipeline architecture / Norfadilah Khalil
by: Nor Fadilah, Khalil
Published: (2003)

A pipelined multiplier accumulator focusing on pipeline architecture / Laili Erni Hitam
by: Laili Erni, Hitam
Published: (2003)

An enhanced architecture for big data task scheduling in cloud environment
by: Diallo, Laouratou, et al.
Published: (2016)

ECM-GT: design of efficient computational modelling based on game theoretical approach towards enhancing the security solutions in MANET
by: Khan, Burhan Ul Islam, et al.
Published: (2019)

An adaptive and viable face identification for Android mobile devices
by: Mehraj, Tehseen, et al.
Published: (2019)

Critical challenges in access management schemes for smartphones: an appraisal
by: Mehraj, Tehseen, et al.
Published: (2019)

RiSe-IViS: rice seed inspection vision system
by: Ruslan, Rashidah, et al.
Published: (2019)

RISC32-E cryptography performance evaluation
by: Teo, Sei Hau
Published: (2022)

Developing extended ISA on RISC based processor
by: Lee, Ang
Published: (2023)