A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We wi...
| Main Authors: | , , , , |
|---|---|
| Format: | Proceeding Paper |
| Language: | English |
| Published: |
2010
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/102/ http://irep.iium.edu.my/102/1/ASAP.pdf |
| _version_ | 1848775648939606016 |
|---|---|
| author | Azman, Amelia Wong Bigdeli, Abbas Mohd-Mustafah, Yasir Biglari-Abhari, Morteza Lovell, Brian |
| author_facet | Azman, Amelia Wong Bigdeli, Abbas Mohd-Mustafah, Yasir Biglari-Abhari, Morteza Lovell, Brian |
| author_sort | Azman, Amelia Wong |
| building | IIUM Repository |
| collection | Online Access |
| description | In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research
work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We will also describe a novel Constraint Satisfaction Problem (CSP) formulations that are used in the proposed framework. At the same time, we will also demonstrate the effectiveness of CSP in the Bayesian Network-based framework. |
| first_indexed | 2025-11-14T14:17:33Z |
| format | Proceeding Paper |
| id | iium-102 |
| institution | International Islamic University Malaysia |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-14T14:17:33Z |
| publishDate | 2010 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | iium-1022011-05-12T03:58:07Z http://irep.iium.edu.my/102/ A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design Azman, Amelia Wong Bigdeli, Abbas Mohd-Mustafah, Yasir Biglari-Abhari, Morteza Lovell, Brian QA76 Computer software In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We will also describe a novel Constraint Satisfaction Problem (CSP) formulations that are used in the proposed framework. At the same time, we will also demonstrate the effectiveness of CSP in the Bayesian Network-based framework. 2010-07-07 Proceeding Paper PeerReviewed application/pdf en http://irep.iium.edu.my/102/1/ASAP.pdf Azman, Amelia Wong and Bigdeli, Abbas and Mohd-Mustafah, Yasir and Biglari-Abhari, Morteza and Lovell, Brian (2010) A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design. In: 21st IEEE International Conference on Application-specific Systems Architectures and Processors (ASAP 2010), 7-9 July 2010, Rennes, France. http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5540784&isnumber=5540749 |
| spellingShingle | QA76 Computer software Azman, Amelia Wong Bigdeli, Abbas Mohd-Mustafah, Yasir Biglari-Abhari, Morteza Lovell, Brian A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design |
| title | A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design |
| title_full | A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design |
| title_fullStr | A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design |
| title_full_unstemmed | A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design |
| title_short | A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design |
| title_sort | bayesian network-based framework with constraint satisfaction problem (csp)formulations for fpga system design |
| topic | QA76 Computer software |
| url | http://irep.iium.edu.my/102/ http://irep.iium.edu.my/102/ http://irep.iium.edu.my/102/1/ASAP.pdf |