A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
In this paper, we present a performance comparison of Binary Coded Decimal (BCD) Adders on Field Programmable Gate Logic (FPGA) for functional and behavioural verification. Although it does not prove that the circuit is reversible, implementation on FPGA serves as a platform for functional verificat...
| Main Authors: | , , , |
|---|---|
| Format: | Conference Paper |
| Published: |
Institute of Electrical and Electronics Engineers Inc.
2014
|
| Online Access: | http://hdl.handle.net/20.500.11937/29437 |