Towards minimizing the risks of soft errors at the design level of embedded systems
The risks of soft errors increase with system complexity, reduction in operational voltages, exponential growth in transistors per chip, increases in clock frequencies and device shrinking. Research into techniques to cope with soft errors has mostly focused on post-design phases such as circuit lev...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
Curtin University
2009
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/20.500.11937/1300 |