An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores
This paper describes a dynamic partial reconfiguration (DPR) design flow and environment for image and signal processing algorithms used in adaptive applications. Based on the evaluation of the existing DPR design flow, important features such as overall flexibility, application and standardised int...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Published: |
Elsevier Science Inc.
2010
|
| Subjects: | |
| Online Access: | http://dx.doi.org/10.1016/j.image.2010.04.005 http://dx.doi.org/10.1016/j.image.2010.04.005 |