|
|
|
|
| LEADER |
00000cam a2200000 7i4500 |
| 001 |
0000090596 |
| 005 |
20200521093000.0 |
| 008 |
140610s2014 mau eng |
| 020 |
|
|
|a 9780128009796
|
| 040 |
|
|
|a UniSZA
|e rda
|
| 050 |
0 |
0 |
|a TK5105.546
|b .N48 2015
|
| 090 |
0 |
0 |
|a TK5105.546
|b .N48 2015
|
| 245 |
1 |
0 |
|a Networks-on-chip :
|b from implementations to programming paradigms
|c Sheng Ma, Libo Huang, Mingche Lai
|
| 264 |
|
1 |
|a Boston, Massachusetts :
|b Elsevier
|c c2015
|
| 300 |
|
|
|a xx, 362 pages :
|b illustration ;
|c 24 cm.
|
| 336 |
|
|
|a text
|2 rdacontent
|
| 337 |
|
|
|a unmediated
|2 rdamedia
|
| 338 |
|
|
|a volume
|2 rdacarrier
|
| 505 |
0 |
|
|a 1. Prologue -- 2. Logic implementations -- 3. Routing and flow control -- 4. Programming paradigms -- 5. Epilogue
|
| 520 |
|
|
|a This book provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms. Its coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design space. Topics include: novel and exciting research ideas, which encourage researchers to further delve into these topics; both engineering and theoretical contributions; detailed description of the router, buffer and topology implementations, comparisons and analysis that are of high engineering value
|
| 650 |
|
0 |
|a Networks on a chip
|x Design and construction
|
| 650 |
|
0 |
|a Networks on a chip
|x Reliability
|
| 700 |
1 |
|
|a Huang, Libo ,
|e editor
|
| 700 |
1 |
|
|a Lai, Mingche ,
|e editor
|
| 700 |
1 |
|
|a Ma, Sheng ,
|e editor
|
| 999 |
|
|
|a 1000169463
|b Book
|c OPEN SHELF (30 DAYS)
|e Tembila Campus
|