High performance switches and routers
| Main Authors: | , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Hoboken, N.J. :
Wiley-Interscience ,
c2007
|
| Subjects: | |
| Online Access: | Table of contents only Contributor biographical information Publisher description |
MARC
| LEADER | 00000cam a2200000 7i4500 | ||
|---|---|---|---|
| 001 | 0000057892 | ||
| 005 | 20161109093000.0 | ||
| 008 | 080529s2007 nju eng | ||
| 020 | |a 0470053674 | ||
| 020 | |a 9780470053676 | ||
| 090 | 0 | 0 | |a TK5105.35 |b .C454 2007 |
| 100 | 1 | |a Chao, H. Jonathan , |d 1955- , |e author | |
| 245 | 1 | 0 | |a High performance switches and routers |c by H. Jonathan Chao and Bin Liu |
| 260 | |a Hoboken, N.J. : |b Wiley-Interscience , |c c2007 | ||
| 300 | |a xviii, 613 p. : |b ill. ; |c 26 cm. | ||
| 504 | |a Includes bibliographical references and index | ||
| 505 | 0 | |a 1. Introduction -- 2. Ip address lookup -- 3. Packet classification -- 4. Traffic management -- 5. Basics of packet switching -- 6. Shared-memory switches -- 7. Input-buffered switches -- 8. Banyan-based switches -- 9. Knockout-based switches -- 10. The abacus switch -- 11. Crosspoint buffered switches -- 12. Clos-network switches -- 13. Multi-plane multi-stage buffered switch -- 14. Load-balanced switches -- 15. Optical packet switches -- 16. High-speed router chip set | |
| 650 | 0 | |a Asynchronous transfer mode | |
| 650 | 0 | |a Computer network protocols | |
| 650 | 0 | |a Packet switching (Data transmission) | |
| 650 | 0 | |a Routers (Computer networks) | |
| 700 | 1 | |a Liu, Bin , |e author | |
| 856 | 4 | 1 | |3 Table of contents only |u http://www.loc.gov/catdir/toc/ecip0619/2006026971.html |
| 856 | 4 | 2 | |3 Contributor biographical information |u http://www.loc.gov/catdir/enhancements/fy0741/2006026971-b.html |
| 856 | 4 | 2 | |3 Publisher description |u http://www.loc.gov/catdir/enhancements/fy0741/2006026971-d.html |
| 999 | |a 1000118740 |b Book |c OPEN SHELF (30 DAYS) |e Tembila Campus | ||