RISC architectures

Bibliographic Details
Main Authors: Heudin, Jean-Claude (Author), Panetto, C. (Author)
Format: Book
Language:English
Published: London : Chapman & Hall c1992
Subjects:

MARC

LEADER 00000cam a2200000 7i4500
001 0000000460
005 20200517093000.0
008 021118s1992 enk eng
020 |a 0412453401 
020 |a 0442316054 
040 |a UniSZA   |e rda 
050 0 0 |a QA76.5   |b .H4 1992 
090 0 0 |a QA76.5   |b .H4 1992 
100 1 |a Heudin, Jean-Claude ,   |e author 
245 1 0 |a RISC architectures   |c J. C. Heudin, C. Panetto 
264 1 |a London :   |b Chapman & Hall   |c c1992 
300 |a ix, 261 pages ;   |c 24 cm. 
336 |a text   |2 rdacontent 
337 |a unmediated   |2 rdamedia 
338 |a volume   |2 rdacarrier 
504 |a Includes bibliographical references and index 
650 0 |a RISC microprocessors 
650 0 |a Reduced instruction set computers 
700 1 |a Panetto, C. ,   |e author 
999 |a 1000046581   |b Book   |c Close Access   |e Tembila Campus