Verilog design of a 256-bit AES crypto processor core

QR Code

Verilog design of a 256-bit AES crypto processor core

The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect oneâ€™s informati...

Full description

Bibliographic Details
Main Author:	Lai, Yit Pin
Format:	Thesis
Language:	English
Published:	2007
Subjects:	TK Electrical engineering. Electronics Nuclear engineering QA76 Computer software
Online Access:	http://eprints.utm.my/6392/ http://eprints.utm.my/6392/1/LaiYitPinMFKE2007.pdf

Similar Items

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Design and implementation of a private and public key crypto processor for next-generation it security applications
by: Hani, Mohamed Khalil, et al.
Published: (2006)

Designing A Game On FPGA Using Verilog
by: Loh, Yi Qhi
Published: (2020)

RISC Design: Synthesis Of The MIPS Processor Core
by: Yew, Teong Guan
Published: (2003)

A built-in self-testable bit-slice processor / Ibrahim Abubakr M.
by: Abubakr M., Ibrahim
Published: (1995)

Design and implementation of advanced encryption standard using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022)

Accelerated Verilog Simulator Using Application Specific Microprocessor
by: Tan Tze Sin, Tze Sin
Published: (2017)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)

32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality
by: Chang, Boon Chiao
Published: (2015)

Design and implementation of MD5 hash function algorithm using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022)

Crypto Embedded System for Electronic Document
by: Ahmad, Illiasaak, et al.
Published: (2006)

Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022)

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
by: Rahman, M.M. Hafizur, et al.
Published: (2006)

USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)

Fragile watermarking scheme based on SHA-256 hash function and mersenne twister for medical image authentication
by: Noor Aqilah, Abdul Halim, et al.
Published: (2020)

Design of a high speed and low latency crypto-processor ASIC
by: Ali, Md. Liakot, et al.
Published: (2008)

Coinhive's monero drive-by crypto-jacking
by: Azizah, Abdul Aziz, et al.
Published: (2020)

Centralized crypto exchanges (CEX) website
by: Gan, Hing Long
Published: (2023)

Design of digital signal processor
by: Teo,, Siaw Hui.
Published: (2009)

A true random number generator for crypto embedded systems
by: M.Thamrin, Norashikin, et al.
Published: (2006)

Designing 8-Bit multiplier
by: Yee, M.F
Published: (2006)

Design of an Ultra High Speed AES Processor for Next Generation IT Security.
by: Aris, Ishak, et al.
Published: (2011)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
by: Hau, Yuan Wen
Published: (2005)

Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020)

ARM7 Processor Simulator with Graphical User Interface
by: Khaw, Boon Chai, et al.
Published: (2007)

Design Of An 8 Bit Receiver Based On FPGA
by: Mohammad, Haidzir
Published: (2006)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

Design Of Digital Imaging System Using Digital Signal Processor (DSP)
by: Yeoh, Siew Lee
Published: (2006)

16 bits x 16 bits booth multiplier using VHDL
by: Muhammad Syafiq, Norashid
Published: (2008)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

Design of a 2-bit multi valued analog-to-digital converter
by: Farhana, Soheli, et al.
Published: (2011)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
by: Low, Chiau Thian
Published: (2017)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
by: Akhtar, Mohammad Nishat
Published: (2013)

Implementation of (AES) Advanced Encryption Standard algorithm in communication application
by: Moh, Heng Huong
Published: (2014)

Data transmission using aes encryption via email and sms
by: Arif Hanafi, Sharif Katullah
Published: (2013)

The design of an FPGA-based processor with reconfigurable processor execution structure for internet of things (IoT) applications
by: Kiat, Wei Pau
Published: (2018)