VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm

QR Code

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm

As artificial neural networks continue to gain popularity in the domain of pattern recognition, there have been growing demands for these models to be executed at high-speeds. Thus, to cater to this need, the VLSI design and implementation of a neurohardware for high-speed pattern recognition is pro...

Full description

Bibliographic Details
Main Author:	Rajah, Avinash
Format:	Thesis
Language:	English
Published:	2005
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/2946/ http://eprints.utm.my/2946/1/AvinashRajahMFKE2005.pdf

Similar Items

Asic design of a kohonen neural network microchip
by: Rajah, Avinash, et al.
Published: (2004)

Pulse Coded Neural Network Implementation In VLSI
by: Shaikh-Husin, Nasir, et al.
Published: (2000)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

VLSI Implementation Of 2-D Discrete Cosine Transform Algorithm For Image Compression
by: Islam, Md. Shabiul
Published: (2008)

Implementation of VLSI design flow for MIPS-based SOC
by: Lee, Zhao Min
Published: (2022)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Die Design Of A Transmitting Transistor In A 175 MHz Power Amplifier At 28V
by: Rajah, Prakash, et al.
Published: (2004)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

Nano-scale VLSI clock routing module based on useful-skew tree algorithm
by: Eik Wee, Chew, et al.
Published: (2006)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Design and implementation of a private and public key crypto processor for next-generation it security applications
by: Hani, Mohamed Khalil, et al.
Published: (2006)

Design of digital signal processor
by: Teo,, Siaw Hui.
Published: (2009)

A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Rahim At Samsuddin, H. A., et al.
Published: (2008)

The non-uniform communication performance of adaptive routing for hierarchical interconnection network for 3D VLSI
by: Miura, Yasuyuki, et al.
Published: (2015)

Comparative analysis of low power VLSI circuit techniques
by: Nordin, Anis Nurashikin, et al.
Published: (2011)

EEE 326 - CAD Untuk VLSI
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (1994)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

EEE344 – VLSI System Duration : 2 hours
by: Pusat Pengajian Kejuruteraan Elektrik & Elektronik, PPKEE
Published: (2023)

EEE 344 - SISTEM VLSI APRIL 08
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)

EEE 344 - SISTEM VLSI APRIL 08
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)

EEE 344 – SISTEM VLSI APRIL 2008
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)

EEE 344 - Sistem VLSI April - Mei
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
Published: (2011)

EEE 344 – SISTEM VLSI JUNE 2012
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2012)

EEE 344 – SYSTEM VLSI JUNE 2013
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2013)

EEE344 – SYSTEM VLSI JUNE 2014
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2014)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
by: Paniandi, Arul
Published: (2006)

Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
by: Toh, C. L., et al.
Published: (2005)

Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
by: Toh, C. L., et al.
Published: (2006)

Neural Network Controller Implementation on a Supersonic Separator
by: Mohamad Hanif, Noor Hazrin Hany, et al.
Published: (2009)

Adaptive regularizer for recursive neural network training algorithms
by: Asirvadam, Vijanth Sagayan
Published: (2008)

Design Of Digital Imaging System Using Digital Signal Processor (DSP)
by: Yeoh, Siew Lee
Published: (2006)

Second Semester Examination 2018/2019 Academic Session June 2019 EEE344 – System VLSI Sistem VLSI)Duration : 2 hours (Masa : 2 jam)
by: Elektrik & Elektronik, Pusat Pengajian Kejuruteraan
Published: (2019)

EEE 326 - REKABENTUK SISTEM VLSI OKT-NOV 1995
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (1995)

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
by: Rahman, M.M. Hafizur, et al.
Published: (2006)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

License plate recognition using Kohonen neural network algorithm / Norfaeza Mat Noor
by: Mat Noor, Norfaeza
Published: (2006)

Artificial neural networks and genetic algorithm for transformer winding/insulation faults
by: K.S.R., Rao, et al.
Published: (2008)

Design and Implementation of a Voltage Tracking with Artificial Neural Network Controller for a Double-input Buck-Boost Converter
by: Buswig, Yonis.m, et al.
Published: (2017)

EEE 369 - REKA BENTUK SISTEM VLSI OKT-NOV 1996
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (1996)