Nano-scale VLSI clock routing module based on useful-skew tree algorithm
Clock routing is critical in nano-scale VLSI circuit design. Clock routing needs to be precise to minimize circuit delay. Clock signals are strongly affected by technology scaling, the long global interconnect lines become highly resistive as line dimensions are decreased. The control of clock skew...
| Main Authors: | Eik Wee, Chew, Heng Sun, Ch'ng, Shaikh-Husin, Nasir, Hani, Mohamed Khalil |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
School of Postgraduate Studies, UTM
2006
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/1687/ http://eprints.utm.my/1687/1/sh-nasir05_Nano_scale_VLSI.pdf |
Similar Items
Zero skew clock routing for fast clock tree generation
by: Reaz, Mamun Ibn, et al.
Published: (2008)
by: Reaz, Mamun Ibn, et al.
Published: (2008)
Fast clock tree generation using exact zero skew clock routing algorithm
by: Reaz, Mamun Ibn, et al.
Published: (2009)
by: Reaz, Mamun Ibn, et al.
Published: (2009)
Clock Tree Generation: The Implementation Of Zero Skew Clock Net Router
by: Mohammad, Mohammad Azam
Published: (2006)
by: Mohammad, Mohammad Azam
Published: (2006)
Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)
by: Heng Sun, Ch'ng, et al.
Published: (2006)
A methodology for optimum delay, skew, and power performances in an FPGA clock network
by: Sulaiman, Mohd S.
Published: (2006)
by: Sulaiman, Mohd S.
Published: (2006)
Pulse Coded Neural Network Implementation In VLSI
by: Shaikh-Husin, Nasir, et al.
Published: (2000)
by: Shaikh-Husin, Nasir, et al.
Published: (2000)
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007)
by: Ch'ng, Heng Sun
Published: (2007)
Skew-t Copula
by: Roslinazairimah, Zakaria, et al.
Published: (2023)
by: Roslinazairimah, Zakaria, et al.
Published: (2023)
Skewness Of Graphs
by: Tan, Chung Yueh
Published: (2020)
by: Tan, Chung Yueh
Published: (2020)
The clock is ticking
by: Zawawi, Dahlia, et al.
Published: (2009)
by: Zawawi, Dahlia, et al.
Published: (2009)
The non-uniform communication performance of adaptive routing for hierarchical interconnection network for 3D VLSI
by: Miura, Yasuyuki, et al.
Published: (2015)
by: Miura, Yasuyuki, et al.
Published: (2015)
A study and design of CMOS H-Tree clock distribution network in system-on-chip
by: Loo, Wei-Khee, et al.
Published: (2009)
by: Loo, Wei-Khee, et al.
Published: (2009)
Editorial: Nursing education in the United Kingdom – clocks forward or clocks backward?
by: Shields, Linda, et al.
Published: (2011)
by: Shields, Linda, et al.
Published: (2011)
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Rahim At Samsuddin, H. A., et al.
Published: (2008)
by: Rahim At Samsuddin, H. A., et al.
Published: (2008)
Chess digital clock
by: Rosmira, Roslan
Published: (2008)
by: Rosmira, Roslan
Published: (2008)
Stickable beetle clock
by: Ariff, Ahmad Fairuz, et al.
Published: (2013)
by: Ariff, Ahmad Fairuz, et al.
Published: (2013)
EEE 326 - CAD Untuk VLSI
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (1994)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (1994)
On the skewness of graphs / Sim Kai An
by: Sim, Kai An
Published: (2014)
by: Sim, Kai An
Published: (2014)
On skew version of reversible rings.
by: Pourtaherian, Hamideh, et al.
Published: (2011)
by: Pourtaherian, Hamideh, et al.
Published: (2011)
Skew Armendariz rings and their relations
by: Pourtaherian, Hamideh
Published: (2012)
by: Pourtaherian, Hamideh
Published: (2012)
Development of solar digital clock
by: Mohd Hafeez, Mohd Nasir
Published: (2009)
by: Mohd Hafeez, Mohd Nasir
Published: (2009)
Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
by: Wang, Jian Zhong
Published: (2017)
by: Wang, Jian Zhong
Published: (2017)
VLSI Design of a Wavelet Processing Core
by: Sze, Wei Lee, et al.
Published: (2006)
by: Sze, Wei Lee, et al.
Published: (2006)
EEE 344 - SISTEM VLSI APRIL 08
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)
EEE 344 - SISTEM VLSI APRIL 08
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)
EEE 344 – SISTEM VLSI APRIL 2008
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)
EEE 344 - Sistem VLSI April - Mei
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
Published: (2011)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
Published: (2011)
EEE 344 – SISTEM VLSI JUNE 2012
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2012)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2012)
EEE 344 – SYSTEM VLSI JUNE 2013
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2013)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2013)
EEE344 – SYSTEM VLSI JUNE 2014
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2014)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2014)
VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)
by: Ahmad, Nabihah, et al.
Published: (2017)
Cir-based best-route prediction and adaptive modulation for routing in ofdm-based ad hoc wireless networks
by: Wong, Wee Sian
Published: (2008)
by: Wong, Wee Sian
Published: (2008)
Measures of kurtosis and skewness of INGARCH model
by: Mohamad, Nurul Najihah, et al.
Published: (2014)
by: Mohamad, Nurul Najihah, et al.
Published: (2014)
Effect of Skewness on Deck Girder Bridges
by: Rahman, Ekhlasur, et al.
Published: (2012)
by: Rahman, Ekhlasur, et al.
Published: (2012)
Scour Below Submerged Skewed Pipeline
by: Mohd Yusoff, Mohd Azlan
Published: (2015)
by: Mohd Yusoff, Mohd Azlan
Published: (2015)
Triangulability of convex graphs and convex skewness
by: Ali, Niran Abbas, et al.
Published: (2021)
by: Ali, Niran Abbas, et al.
Published: (2021)
Improved frequency table’s measures of skewness and kurtosis with application to weather data
by: Muhammed, M. B., et al.
Published: (2020)
by: Muhammed, M. B., et al.
Published: (2020)
A VLSI Design Framework with Freeware CAD Tools
by: Teh, Y. K., et al.
Published: (2006)
by: Teh, Y. K., et al.
Published: (2006)
Comparative analysis of low power VLSI circuit techniques
by: Nordin, Anis Nurashikin, et al.
Published: (2011)
by: Nordin, Anis Nurashikin, et al.
Published: (2011)
Opto-VLSI-based tunable photonic RF filter
by: Xiao, F., et al.
Published: (2009)
by: Xiao, F., et al.
Published: (2009)
Similar Items
-
Zero skew clock routing for fast clock tree generation
by: Reaz, Mamun Ibn, et al.
Published: (2008) -
Fast clock tree generation using exact zero skew clock routing algorithm
by: Reaz, Mamun Ibn, et al.
Published: (2009) -
Clock Tree Generation: The Implementation Of Zero Skew Clock Net Router
by: Mohammad, Mohammad Azam
Published: (2006) -
Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006) -
A methodology for optimum delay, skew, and power performances in an FPGA clock network
by: Sulaiman, Mohd S.
Published: (2006)