Full adder circuit design with novel lower complexity XOR gate in QCA technology

QR Code

Full adder circuit design with novel lower complexity XOR gate in QCA technology

Quantum-dot Cellular Automata (QCA) is a new technology for designing digital circuits in Nanoscale. This technology utilizes quantum dots rather than diodes and transistors. QCA supplies a new computation platform, where binary data can be represented by polarized cells, which can defne by the elec...

Full description

Bibliographic Details
Main Authors:	H. Majeed, Ali, Zainal, Mohd Shamian, Alkaldy, Esam, Md Nor, Danial
Format:	Article
Language:	English
Published:	Springer 2020
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.uthm.edu.my/6367/ http://eprints.uthm.edu.my/6367/1/AJ%202020%20%28826%29.pdf

Similar Items

Novel memory structures in QCA nano technology
by: H. Majeed, Ali, et al.
Published: (2020)

A content-addressable memory structure using novel majority gate with 5-input in quantum-dot cellular automata
by: H. Majeed, Ali, et al.
Published: (2020)

Statistical analysis of power delay estimation in adder circuit using non-clocked pass gate families
by: Senthilpari, Chinnaiyan, et al.
Published: (2007)

Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

Modelling the XOR/XNOR Boolean Functions Complexity Using Neural Network
by: Prasad, P. W. C., et al.
Published: (2006)

Implementation and self-checking of different adder circuits
by: Hassan, Hasliza
Published: (2020)

A method of realizing XOR/XNOR gate using symmetric boolean function lattice structure
by: Muhazam Mustapha,, et al.
Published: (2021)

Design and Analysis of a New Carbon Nanotube Full Adder Cell
by: Ghadiry, M. H., et al.
Published: (2011)

QCA based error detection circuit for nano communication network
by: Das, Jadav, et al.
Published: (2019)

Designing memory cells with a novel approaches based on a new multiplexer in QCA Technology
by: Majeed, Ali Hussien
Published: (2022)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

Hardware modeling of binary coded decimal adder in field programmable gate array
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015)

A low power multiplexer based pass transistor logic full adder
by: Kamsani, Noor Ain, et al.
Published: (2015)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

Comparison of parallel prefix adder (PPA)
by: Voon, Peter
Published: (2010)

A study on ultra-low power and large-scale design of digital circuit for wireless communications
by: Zainal, Mohd Shamian
Published: (2010)

Design of low power high speed digital vedic multiplier using 13T hybrid full adder
by: Lee, Shing Jie
Published: (2018)

A 2x2 bit multiplier using hybrid 13 t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

A 2x2 bit multiplier using hybrid 13t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

A comparative study on the implementation of reversible Binary Coded Decimal (BCD) Adder performance on Field Programmable Gate array (FPGA)
by: Tham, N., et al.
Published: (2014)

Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015)

Performance and value creation at United Kingdom's airports using fsQCA
by: Romero, J., et al.
Published: (2016)

Illustrating the power of fsQCA in explaining paradoxical consumer environmental orientations
by: Schmitt, A., et al.
Published: (2016)

Soil moisture monitoring using field programmable gate array
by: Husni, Muhammed Ihsan, et al.
Published: (2018)

Soil moisture monitoring using field programmable gate array
by: Husni, Muhammed Ihsan, et al.
Published: (2018)

Hybrid HVDC circuit breaker with self-powered gate drives
by: Effah, Francis Boafo, et al.
Published: (2016)

Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)

Design of low quantum cost reversible BCD adder
by: Cheng, C., et al.
Published: (2016)

Design of Quaternary Logic Carry Look-Ahead Adder
by: Lohrasb, Nosratollah
Published: (2009)

Assessing student behavior in computer science education with an fsQCA approach: The role of gains and barriers
by: Pappas, I., et al.
Published: (2017)

Qualitative comparative analysis (QCA) of theories and methods for developing virtual museum: identification of the issues and problems
by: Rostamian, Moien, et al.
Published: (2013)

Logical effort base adder circuits transistor sizing using constriction factor and mutative variants of particle swarm optimization algorithm / Muhammad Aiman Johari
by: Johari, Muhammad Aiman
Published: (2015)

The effects of physical activity facilities on vigorous physical activity in gated and non-gated neighborhoods
by: Gul, Yasmeen, et al.
Published: (2018)

Gated Spillway Hydraulic Modelling Of Sultan Abu Bakar (SAB) Dam And The Gated Spillway
by: Isa, Azyrul Haffiz Mat
Published: (2017)

Smart home security access system using field programmable gate arrays
by: Saleh, Shukur, et al.
Published: (2018)

Measuring the differences of neighbourhood environment and physical activity in gated and non-gated neighbourhoods in Karachi, Pakistan
by: Gul, Yasmeen, et al.
Published: (2018)

The association between the perception of crime and walking in gated and non-gated neighbourhoods of Asian developing countries
by: Gul, Yasmeen, et al.
Published: (2018)

Statistical analysis and filter design for conducted emission noise
by: Zainal, Mohd Shamian
Published: (2003)