Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)

Carrierless Amplitude Phase (CAP) Modulation is a multidimensional and multilevel of modulation scheme which it is strongly inspired by QAM modulation scheme. CAP does not depend on a carrier and it is much simpler. Lots of CAP modulation experiments have been proposed and demonstrate but none of th...

Full description

Bibliographic Details
Main Author: Yusoff, Yusmahaida
Format: Thesis
Language:English
English
English
Published: 2015
Subjects:
Online Access:http://eprints.uthm.edu.my/1504/
http://eprints.uthm.edu.my/1504/3/YUSMAHAIDA%20YUSOFF%20COPYRIGHT%20DECLARATION.pdf
http://eprints.uthm.edu.my/1504/1/24p%20YUSMAHAIDA%20YUSOF.pdf
http://eprints.uthm.edu.my/1504/2/YUSMAHAIDA%20YUSOFF%20WATERMARK.pdf
_version_ 1848887478297034752
author Yusoff, Yusmahaida
author_facet Yusoff, Yusmahaida
author_sort Yusoff, Yusmahaida
building UTHM Institutional Repository
collection Online Access
description Carrierless Amplitude Phase (CAP) Modulation is a multidimensional and multilevel of modulation scheme which it is strongly inspired by QAM modulation scheme. CAP does not depend on a carrier and it is much simpler. Lots of CAP modulation experiments have been proposed and demonstrate but none of them were introduced in real time system. Therefore Very High Speed IC Hardware Description Language (VHDL) has been chosen as a method to investigate the modulation of CAP transmitter in real time. This project focused on 2D CAP transmitter implementation in VHDL. The aim of this project is to investigate the CAP transmitter modulation by using Fast Fourier Transform (FFT) and implement the core signal processing blocks using VHDL. Therefore 4 selected blocks of CAP transmitter: random generator, constellation mapper, modulation and Inverse Fast Fourier Transform (IFFT) were designed and analyzed. Then they were compared to the theory of CAP modulation and Quadrature Amplitude Modulation (QAM).The transition table was created based on modulation theory for proofing purposed. Quartus II has been used for simulation in implementing 4 RAMs, 1 radix butterfly and designing an IFFT. 3 stages were connected with each other using CORDIC algorithm and 23 multiplexers. We believe that this project is a good start for implementing 2D-CAP in the real time. Real time is good because it is timeliness, fast, low loss rate, low end to end delay and very cost effectively.
first_indexed 2025-11-15T19:55:01Z
format Thesis
id uthm-1504
institution Universiti Tun Hussein Onn Malaysia
institution_category Local University
language English
English
English
last_indexed 2025-11-15T19:55:01Z
publishDate 2015
recordtype eprints
repository_type Digital Repository
spelling uthm-15042021-10-03T07:46:14Z http://eprints.uthm.edu.my/1504/ Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL) Yusoff, Yusmahaida TK7885-7895 Computer engineering. Computer hardware Carrierless Amplitude Phase (CAP) Modulation is a multidimensional and multilevel of modulation scheme which it is strongly inspired by QAM modulation scheme. CAP does not depend on a carrier and it is much simpler. Lots of CAP modulation experiments have been proposed and demonstrate but none of them were introduced in real time system. Therefore Very High Speed IC Hardware Description Language (VHDL) has been chosen as a method to investigate the modulation of CAP transmitter in real time. This project focused on 2D CAP transmitter implementation in VHDL. The aim of this project is to investigate the CAP transmitter modulation by using Fast Fourier Transform (FFT) and implement the core signal processing blocks using VHDL. Therefore 4 selected blocks of CAP transmitter: random generator, constellation mapper, modulation and Inverse Fast Fourier Transform (IFFT) were designed and analyzed. Then they were compared to the theory of CAP modulation and Quadrature Amplitude Modulation (QAM).The transition table was created based on modulation theory for proofing purposed. Quartus II has been used for simulation in implementing 4 RAMs, 1 radix butterfly and designing an IFFT. 3 stages were connected with each other using CORDIC algorithm and 23 multiplexers. We believe that this project is a good start for implementing 2D-CAP in the real time. Real time is good because it is timeliness, fast, low loss rate, low end to end delay and very cost effectively. 2015-08 Thesis NonPeerReviewed text en http://eprints.uthm.edu.my/1504/3/YUSMAHAIDA%20YUSOFF%20COPYRIGHT%20DECLARATION.pdf text en http://eprints.uthm.edu.my/1504/1/24p%20YUSMAHAIDA%20YUSOF.pdf text en http://eprints.uthm.edu.my/1504/2/YUSMAHAIDA%20YUSOFF%20WATERMARK.pdf Yusoff, Yusmahaida (2015) Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL). Masters thesis, Universiti Tun Hussein Onn Malaysia.
spellingShingle TK7885-7895 Computer engineering. Computer hardware
Yusoff, Yusmahaida
Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
title Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
title_full Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
title_fullStr Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
title_full_unstemmed Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
title_short Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
title_sort experimental demonstration of cap transmitter using very high speed ic hardware description language (vhdl)
topic TK7885-7895 Computer engineering. Computer hardware
url http://eprints.uthm.edu.my/1504/
http://eprints.uthm.edu.my/1504/3/YUSMAHAIDA%20YUSOFF%20COPYRIGHT%20DECLARATION.pdf
http://eprints.uthm.edu.my/1504/1/24p%20YUSMAHAIDA%20YUSOF.pdf
http://eprints.uthm.edu.my/1504/2/YUSMAHAIDA%20YUSOFF%20WATERMARK.pdf