Verification of RISC-V design with Universal Verification Methodology (UVM)
Throughout the design life cycle of a processor, verification plays a crucial part in affirming the functionalities of the features implemented based on the computer architecture used. Functional verification increases the level of confidence in conformance of the processor design to its specificati...
| Main Author: | |
|---|---|
| Format: | Final Year Project / Dissertation / Thesis |
| Published: |
2022
|
| Subjects: | |
| Online Access: | http://eprints.utar.edu.my/4903/ http://eprints.utar.edu.my/4903/1/fyp_EE_LYH_2022.pdf |
| _version_ | 1848886273701314560 |
|---|---|
| author | Liew, You Hong |
| author_facet | Liew, You Hong |
| author_sort | Liew, You Hong |
| building | UTAR Institutional Repository |
| collection | Online Access |
| description | Throughout the design life cycle of a processor, verification plays a crucial part in affirming the functionalities of the features implemented based on the computer architecture used. Functional verification increases the level of confidence in conformance of the processor design to its specification. In the case of a processor with advanced microarchitectural features implemented, a simulation-based approach is taken for its functional verification. More specifically, Universal Verification Methodology (UVM) is utilized for the verification methodology of the RISC-V processor implementation in this report. UVM provides a set of guidelines for the verification testbenches to be generated. With a well-defined testbench structure, UVM allows for a standardized approach towards verification works and verifications of systems to be performed consistently and uniformly, greatly improving verification quality and reusability of testbenches. For the verification approach, constrained random verification and direct verification approaches will be taken to verify the functionality of the RISC-V processor. In the verification methodology, results validation has been utilized whereby the output data of the simulation model is compared with comparable output data from an existing system. For verification purpose, a reference model is developed and will be utilized for the results validation methodology mentioned. On verification simulations, discrepancies between the output data from the simulation models and the reference model are identified as design bugs in the system and debugs will be performed to fix the design bugs in the system. Through numerous test runs on the RISC-V processor implementation, the bugs on the RTL design of the processor designed are reduced to a minimum and the
processor can function as specified by the computer architecture |
| first_indexed | 2025-11-15T19:35:53Z |
| format | Final Year Project / Dissertation / Thesis |
| id | utar-4903 |
| institution | Universiti Tunku Abdul Rahman |
| institution_category | Local University |
| last_indexed | 2025-11-15T19:35:53Z |
| publishDate | 2022 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | utar-49032022-12-29T12:13:36Z Verification of RISC-V design with Universal Verification Methodology (UVM) Liew, You Hong T Technology (General) TK Electrical engineering. Electronics Nuclear engineering Throughout the design life cycle of a processor, verification plays a crucial part in affirming the functionalities of the features implemented based on the computer architecture used. Functional verification increases the level of confidence in conformance of the processor design to its specification. In the case of a processor with advanced microarchitectural features implemented, a simulation-based approach is taken for its functional verification. More specifically, Universal Verification Methodology (UVM) is utilized for the verification methodology of the RISC-V processor implementation in this report. UVM provides a set of guidelines for the verification testbenches to be generated. With a well-defined testbench structure, UVM allows for a standardized approach towards verification works and verifications of systems to be performed consistently and uniformly, greatly improving verification quality and reusability of testbenches. For the verification approach, constrained random verification and direct verification approaches will be taken to verify the functionality of the RISC-V processor. In the verification methodology, results validation has been utilized whereby the output data of the simulation model is compared with comparable output data from an existing system. For verification purpose, a reference model is developed and will be utilized for the results validation methodology mentioned. On verification simulations, discrepancies between the output data from the simulation models and the reference model are identified as design bugs in the system and debugs will be performed to fix the design bugs in the system. Through numerous test runs on the RISC-V processor implementation, the bugs on the RTL design of the processor designed are reduced to a minimum and the processor can function as specified by the computer architecture 2022-05 Final Year Project / Dissertation / Thesis NonPeerReviewed application/pdf http://eprints.utar.edu.my/4903/1/fyp_EE_LYH_2022.pdf Liew, You Hong (2022) Verification of RISC-V design with Universal Verification Methodology (UVM). Final Year Project, UTAR. http://eprints.utar.edu.my/4903/ |
| spellingShingle | T Technology (General) TK Electrical engineering. Electronics Nuclear engineering Liew, You Hong Verification of RISC-V design with Universal Verification Methodology (UVM) |
| title | Verification of RISC-V design with Universal Verification Methodology (UVM)
|
| title_full | Verification of RISC-V design with Universal Verification Methodology (UVM)
|
| title_fullStr | Verification of RISC-V design with Universal Verification Methodology (UVM)
|
| title_full_unstemmed | Verification of RISC-V design with Universal Verification Methodology (UVM)
|
| title_short | Verification of RISC-V design with Universal Verification Methodology (UVM)
|
| title_sort | verification of risc-v design with universal verification methodology (uvm) |
| topic | T Technology (General) TK Electrical engineering. Electronics Nuclear engineering |
| url | http://eprints.utar.edu.my/4903/ http://eprints.utar.edu.my/4903/1/fyp_EE_LYH_2022.pdf |