The Design of an Asynchronous RISC Processor

QR Code

The Design of an Asynchronous RISC Processor

This project is an asynchronous processor design project for academic purpose. It will provide students with the methodology, concept and design of asynchronous RISC processor. This will be illustrated by converting a synchronous processor to an asynchronous processor. This can be done by substituti...

Full description

Bibliographic Details
Main Author:	Pee, Yao Hong
Format:	Final Year Project / Dissertation / Thesis
Published:	2021
Subjects:	TA Engineering (General). Civil engineering (General)
Online Access:	http://eprints.utar.edu.my/4279/ http://eprints.utar.edu.my/4279/1/CT_2021%2D1802826_PHY.pdf

Similar Items

Developing extended ISA on RISC based processor
by: Lee, Ang
Published: (2023)

Design of a 7-Stage pipeline RISC processor (MEM STAGE)
by: Choo, Jia Zheng
Published: (2022)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
by: Pang, Wai Leong
Published: (2003)

Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022)

Design of Asynchronous Processor
by: Puah, Wei Boo
Published: (2001)

RISC Design: Synthesis Of The MIPS Processor Core
by: Yew, Teong Guan
Published: (2003)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

Back End Design (Automatic Place and Route) of RISC-V Processor using IC Compiler
by: Loh, Jing En
Published: (2023)

The development of an exception scheme for 5-stage pipeline RISC processor
by: Goh, Jia Sheng
Published: (2019)

Design of 6-Stage Pipeline Processor
by: Teng, Wen Jun
Published: (2021)

Clock domain crossing design for 5-Stage Pipeline RISC32
by: Leong, Kar Yong
Published: (2022)

Design of an ADC controller for 5-stage pipeline RISC32 microprocessor.
by: Tan, Yan kai
Published: (2022)

RISC-V instruction set extension on blockchain application
by: Cheong, Kin Seng
Published: (2024)

Verification of RISC-V design with Universal Verification Methodology (UVM)
by: Liew, You Hong
Published: (2022)

RISC32-E cryptography performance evaluation
by: Teo, Sei Hau
Published: (2022)

Development of asynchronous serial data comparator using fpga
by: Arwena, Abdullah
Published: (2006)

The development of an RTOS for the 5-Stage pipeline RISC32 microprocessor
by: Er, Pei Qing
Published: (2022)

32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality
by: Chang, Boon Chiao
Published: (2015)

Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020)

The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor
by: Ho, Ming Cheng
Published: (2013)

A 160-mhz 45-mW asynchronous dual-port 1-mb CMOS SRAM
by: Soon-Hwei, , Tan, et al.
Published: (2005)

Software-based packet classification in network intrusion detection system using network processor
by: Salim, , Robin, et al.
Published: (2006)

Design of digital signal processor
by: Teo,, Siaw Hui.
Published: (2009)

Development of kernel for RISC architecture system
by: Ng, Chun Hong
Published: (2014)

A performance of AFIRO among asynchronous iteration strategy metaheuristic algorithms
by: Ab Rahman, Tasiransurini, et al.
Published: (2023)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Design and implementation of a five stage pipelining architecture simulator for RiSC-16 instruction set
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)

Asynchronous particle swarm optimization for swarm robotics
by: Nor Azlina, Ab. Aziz, et al.
Published: (2012)

Design Of Digital Imaging System Using Digital Signal Processor (DSP)
by: Yeoh, Siew Lee
Published: (2006)

Design and Development of a Brain Computer Interface Controlled Robotic Arm
by: Khow, Hong Way
Published: (2015)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)

Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration
by: Goh, Dih Jiann
Published: (2015)

Design and integration of a CO2 laser hybrid cuting system for materials processing / by Tan Chee Hong.
by: Tan, Chee Hong
Published: (2000)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
by: Akhtar, Mohammad Nishat
Published: (2013)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

A Study Of The Influence Of Activation Temperature Of Press Mud On The Engineering Properties Of Peat Soil
by: Lai, Qin Yao
Published: (2022)

An investigation on the functional properties of 1400 kg/m3 foamed concrete with calcium stearate
by: Neo, Yao Yong
Published: (2023)

Comparative Study Of Bs8110 And Eurocode 2 Standards For Design Of A Factory Reinforced Concrete Flat Slab
by: Chong, Hong Rui
Published: (2018)