The development of an exception scheme for 5-stage pipeline RISC processor
Exception classified into two types, which are the internal exception and external exception. Normally, we called internal exception as trap and External exception as interrupt. Exception makes the 5-stage pipeline processor more complicated because the exception is difficult to handle in pipelin...
| Main Author: | |
|---|---|
| Format: | Final Year Project / Dissertation / Thesis |
| Published: |
2019
|
| Subjects: | |
| Online Access: | http://eprints.utar.edu.my/3434/ http://eprints.utar.edu.my/3434/1/fyp_CT_2019_GJS_1503470.pdf |
| _version_ | 1848885900690325504 |
|---|---|
| author | Goh, Jia Sheng |
| author_facet | Goh, Jia Sheng |
| author_sort | Goh, Jia Sheng |
| building | UTAR Institutional Repository |
| collection | Online Access |
| description | Exception classified into two types, which are the internal exception and external
exception. Normally, we called internal exception as trap and External exception as
interrupt. Exception makes the 5-stage pipeline processor more complicated because
the exception is difficult to handle in pipeline processor due the overlapping instruction
characteristics. The exception will cause abnormal program flow, and when exception
occur, we need to provide some operation to overcome the problem. The IoT SoC
processor will used for this project purpose. Up-to-date, the processor has a few I/O
modules integrated namely the UART, GPIO and SPI. It also has a co-processor and
programmable interrupt controller to handle the exceptions. The handling of the
exceptions was half-planned, however, not up to a high confidence level. Therefore,
this project is initiated to develop an exception handling scheme to handle the multiple
interrupt (including nested interrupts) occurrence. Interrupt can occur at any time, and
the timing to capture the data is critical. For example, when the UART and SPI received
the data at the same time, both module will raise the interrupt flag concurrently.
Therefore, we need a plan to schedule which one need to be serve first. The situation is
further complicated when the multiple nested interrupts and traps occurs concurrently.
With the availability of the exception-handling scheme, it is straightforward to resolve
the conflicts among the mentioned exceptions. In addition, it will be easier to plan ahead
to integrate new devices without having to worry about buggy exception handling. |
| first_indexed | 2025-11-15T19:29:57Z |
| format | Final Year Project / Dissertation / Thesis |
| id | utar-3434 |
| institution | Universiti Tunku Abdul Rahman |
| institution_category | Local University |
| last_indexed | 2025-11-15T19:29:57Z |
| publishDate | 2019 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | utar-34342019-08-15T11:29:49Z The development of an exception scheme for 5-stage pipeline RISC processor Goh, Jia Sheng T Technology (General) Exception classified into two types, which are the internal exception and external exception. Normally, we called internal exception as trap and External exception as interrupt. Exception makes the 5-stage pipeline processor more complicated because the exception is difficult to handle in pipeline processor due the overlapping instruction characteristics. The exception will cause abnormal program flow, and when exception occur, we need to provide some operation to overcome the problem. The IoT SoC processor will used for this project purpose. Up-to-date, the processor has a few I/O modules integrated namely the UART, GPIO and SPI. It also has a co-processor and programmable interrupt controller to handle the exceptions. The handling of the exceptions was half-planned, however, not up to a high confidence level. Therefore, this project is initiated to develop an exception handling scheme to handle the multiple interrupt (including nested interrupts) occurrence. Interrupt can occur at any time, and the timing to capture the data is critical. For example, when the UART and SPI received the data at the same time, both module will raise the interrupt flag concurrently. Therefore, we need a plan to schedule which one need to be serve first. The situation is further complicated when the multiple nested interrupts and traps occurs concurrently. With the availability of the exception-handling scheme, it is straightforward to resolve the conflicts among the mentioned exceptions. In addition, it will be easier to plan ahead to integrate new devices without having to worry about buggy exception handling. 2019-04-22 Final Year Project / Dissertation / Thesis NonPeerReviewed application/pdf http://eprints.utar.edu.my/3434/1/fyp_CT_2019_GJS_1503470.pdf Goh, Jia Sheng (2019) The development of an exception scheme for 5-stage pipeline RISC processor. Final Year Project, UTAR. http://eprints.utar.edu.my/3434/ |
| spellingShingle | T Technology (General) Goh, Jia Sheng The development of an exception scheme for 5-stage pipeline RISC processor |
| title | The development of an exception scheme for 5-stage pipeline RISC processor
|
| title_full | The development of an exception scheme for 5-stage pipeline RISC processor
|
| title_fullStr | The development of an exception scheme for 5-stage pipeline RISC processor
|
| title_full_unstemmed | The development of an exception scheme for 5-stage pipeline RISC processor
|
| title_short | The development of an exception scheme for 5-stage pipeline RISC processor
|
| title_sort | development of an exception scheme for 5-stage pipeline risc processor |
| topic | T Technology (General) |
| url | http://eprints.utar.edu.my/3434/ http://eprints.utar.edu.my/3434/1/fyp_CT_2019_GJS_1503470.pdf |