32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality

QR Code

32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality

Bibliographic Details
Main Author:	Chang, Boon Chiao
Format:	Final Year Project / Dissertation / Thesis
Published:	2015
Subjects:	QA76 Computer software T Technology (General)
Online Access:	http://eprints.utar.edu.my/1542/ http://eprints.utar.edu.my/1542/1/32%2DBit_5%2DStage_RISC_Processor_with_2%2DBit_Dynamic_Branch_Predictor_Functionality.pdf

Similar Items

The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor
by: Ho, Ming Cheng
Published: (2013)

Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022)

Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020)

Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration
by: Goh, Dih Jiann
Published: (2015)

Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
by: Pang, Wai Leong
Published: (2003)

The development of an exception scheme for 5-stage pipeline RISC processor
by: Goh, Jia Sheng
Published: (2019)

The development of an RTOS for the 5-Stage pipeline RISC32 microprocessor
by: Er, Pei Qing
Published: (2022)

Clock domain crossing design for 5-Stage Pipeline RISC32
by: Leong, Kar Yong
Published: (2022)

Design of an ADC controller for 5-stage pipeline RISC32 microprocessor.
by: Tan, Yan kai
Published: (2022)

Design of a 7-Stage pipeline RISC processor (MEM STAGE)
by: Choo, Jia Zheng
Published: (2022)

The Design of an Asynchronous RISC Processor
by: Pee, Yao Hong
Published: (2021)

RISC Design: Synthesis Of The MIPS Processor Core
by: Yew, Teong Guan
Published: (2003)

Developing extended ISA on RISC based processor
by: Lee, Ang
Published: (2023)

Design of 6-Stage Pipeline Processor
by: Teng, Wen Jun
Published: (2021)

Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
by: Tan , Beng Ghee
Published: (2016)

Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)

RISC32-E cryptography performance evaluation
by: Teo, Sei Hau
Published: (2022)

Mikropemproses 32-Bit (Unit Kawalan) / Mohd. Izuan Md. Yusop
by: Mohd. Izuan, Md. Yusop
Published: (2003)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

A built-in self-testable bit-slice processor / Ibrahim Abubakr M.
by: Abubakr M., Ibrahim
Published: (1995)

Pendarab titik apungan 32bit bertalian paip / Noorzaily Mohamed Noor
by: Mohamed Noor, Noorzaily
Published: (2000)

Design and Implementation of a 32-Bits Lite Version ARM ISA CPU.
by: Tan, Beng Liong
Published: (2017)

Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
by: Teng , Jin Chung
Published: (2014)

32-bit memory controller design: design of memory controller for micron SDR SDRAM
by: Chin, Chun Lek
Published: (2015)

Embedded web client in LPC2129 16/32 bit ARM7TDMI-S
by: Loh, Lim Chye
Published: (2007)

Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009)

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
by: Rahman, M.M. Hafizur, et al.
Published: (2006)

16 bits x 16 bits booth multiplier using VHDL
by: Muhammad Syafiq, Norashid
Published: (2008)

Design and implementation of a five stage pipelining architecture simulator for RiSC-16 instruction set
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)

Varsities do their bit
by: The Star,
Published: (2015)

A comparison between the 12-bit and 14-bit digital to analog converter
by: Mansouri, Solmaz Rastegar Moghaddam, et al.
Published: (2009)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

BLM coming in bits and pieces
Published: (2008)

Designing 8-Bit multiplier
by: Yee, M.F
Published: (2006)

Prediction of probability of bit error rate in digital communication systems
by: Bashir, Saad Osman, et al.
Published: (2011)

Back End Design (Automatic Place and Route) of RISC-V Processor using IC Compiler
by: Loh, Jing En
Published: (2023)

An improved digital watermarking algorithm using combination of least significant bit (LSB) and inverse bit
by: Abdullah Bamatraf, Abdullah Omar
Published: (2012)

A new digital watermarking algorithm using combination of Least Significant Bit (LSB) and inverse bit
by: Bamatraf, Abdullah, et al.
Published: (2011)

A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017)