The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor
| Main Author: | |
|---|---|
| Format: | Final Year Project / Dissertation / Thesis |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://eprints.utar.edu.my/1176/ http://eprints.utar.edu.my/1176/1/CT%2D2013%2D1002946%2D1.pdf |
| _version_ | 1848885392827219968 |
|---|---|
| author | Ho, Ming Cheng |
| author_facet | Ho, Ming Cheng |
| author_sort | Ho, Ming Cheng |
| building | UTAR Institutional Repository |
| collection | Online Access |
| first_indexed | 2025-11-15T19:21:53Z |
| format | Final Year Project / Dissertation / Thesis |
| id | utar-1176 |
| institution | Universiti Tunku Abdul Rahman |
| institution_category | Local University |
| last_indexed | 2025-11-15T19:21:53Z |
| publishDate | 2013 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | utar-11762014-07-07T05:10:31Z The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor Ho, Ming Cheng T Technology (General) 2013-08-30 Final Year Project / Dissertation / Thesis NonPeerReviewed application/pdf http://eprints.utar.edu.my/1176/1/CT%2D2013%2D1002946%2D1.pdf Ho, Ming Cheng (2013) The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor. Final Year Project, UTAR. http://eprints.utar.edu.my/1176/ |
| spellingShingle | T Technology (General) Ho, Ming Cheng The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor |
| title | The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor |
| title_full | The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor |
| title_fullStr | The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor |
| title_full_unstemmed | The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor |
| title_short | The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor |
| title_sort | design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit risc32 pipeline processor |
| topic | T Technology (General) |
| url | http://eprints.utar.edu.my/1176/ http://eprints.utar.edu.my/1176/1/CT%2D2013%2D1002946%2D1.pdf |