Parallel Programming With Distributed Shared Memory

QR Code

Parallel Programming With Distributed Shared Memory

There is a continual demand for greater computational speed from a computer system than is currently possible because it seems that there will always be applications that require still more computation power. One way of increasing the computation speed is by using multiple computers that linked...

Full description

Bibliographic Details
Main Author:	Lee, Pau Hua
Format:	Monograph
Language:	English
Published:	Universiti Sains Malaysia 2006
Subjects:	T Technology TK Electrical Engineering. Electronics. Nuclear Engineering
Online Access:	http://eprints.usm.my/58746/ http://eprints.usm.my/58746/1/Parallel%20Programming%20With%20Distributed%20Shared%20Memory_Lee%20Pau%20Hua.pdf

Similar Items

Power sharing conditioning control in single-phase parallel distributed generations with simple improvement of droop control
by: Jackson, Ronald
Published: (2019)

Reused Frequency-Based Replacement Policy With Program Counter Predictor On Various Memory Access Types For Last Level Cache Memory
by: Yee, Ming Chung
Published: (2019)

Parallel-Pipelined-Memory (P2m) Of Blowfish Fpga-Based Radio System With Improved Power-Throughput For Secure Zigbee Transmission
by: Ahmad, Rafidah
Published: (2020)

Parallel Computation of Electric Potential in the EHD Ion-Drag Micropump and the Performance Analysis of the Parallel System
by: Shakeel Ahmed, Kamboh, et al.
Published: (2013)

Parallelization Of CCSDS Hyperspectral Image Compression Using C++
by: Tan, Lit Chez
Published: (2018)

Correction of under-reaching in twin circuit parallel overhead lines without residual current input from the parallel line
by: M.F., Abdullah, et al.
Published: (2007)

Hardware reduction in optical parallel interference cancellation
by: N., Elfadel, et al.
Published: (2007)

Solar-powered parallel irrigation with IoT monitoring system
by: Muhammad Arif, Osman, et al.
Published: (2023)

Design Of 8 Bits Parallel To-Serial Converter For Baseband Using VHDL
by: Abdullah Zawawi, Ruhaifi
Published: (2006)

Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)

One stage optical parallel interference cancellation for the optical CDMA
by: N., Elfadel, et al.
Published: (2007)

Miniature parallel ECT: a preliminary study using comsol
by: Abd Rashid, Wan Norhisyam, et al.
Published: (2015)

Adaptive Embedded Clonal Evolutionary Programming (AECEP) for optimal Distributed Generation (DG) location and sizing in a distribution system
by: Nur Zahirah, Mohd Ali
Published: (2013)

UMP shares expertise in robotics literacy program in the UK
by: Nor Salwana, Mohammad Idris
Published: (2023)

Performance study of optical parallel interference cancellation with varying threshold values
by: N., Elfadel, et al.
Published: (2007)

HTN: a new hierarchical iterconnection network for massively parallel computers
by: Rahman, M.M. Hafizur, et al.
Published: (2003)

PID Parameters Improvement for AGC in Three Parallel-Connected Power Systems
by: Mushtaq, Najeeb, et al.
Published: (2016)

Control Input Converter for Robot’s Leg Joint with Parallel Actuation Configuration
by: Addie Irawan, Hashim, et al.
Published: (2015)

Parallel Huffman decoder with an optimized look up table option on FPGA
by: Aspar, Zulfakar, et al.
Published: (2000)

On Defect Oriented Testing for Hybrid CMOS/memristor Memory
by: Haron, Nor Zaidi, et al.
Published: (2011)

On Defect Oriented Testing for Hybrid CMOS/memristor Memory
by: Haron, Nor Zaidi, et al.
Published: (2011)

Implementation Results on Register Bypass Conditions of an n-Parallel Pipes Superscalar Pipeline Microprocessor Core on FPGA
by: Lee, Weng Fook, et al.
Published: (2007)

Parallel form of the pipelined intermediate architecture for two-dimensional discrete wavelet transform
by: Koko I., Saeed, et al.
Published: (2009)

Multi-user detection for the OCDMA: Optical parallel interference cancellation with optical limiter
by: N., Elfadel, et al.
Published: (2007)

Design of microwave bandpass filter with novel parallel coupled grooved microstrip structure
by: Marimuthu, Jayaseelan
Published: (2004)

Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

Design and implementation of vertically shared home screen system for android smart phone.
by: Lee, Jia Ping
Published: (2014)

Parallel manipulator for auto tracking system: virtual prototyping using LabVIEW- Solidworks
by: Ramli, Zalifah, et al.
Published: (2012)

Measurement of vertical electric fields from lightning flashes using parallel plate antenna
by: Wan Ismail, Ibrahim, et al.
Published: (2011)

Parallel overlap assembly for initial pool generation of direct-proportional length-based DNA
by: Ibrahim, Zuwairie, et al.
Published: (2005)

MC68HC11 microcontroller based universal memory programmer
by: Ong, Kian Chun
Published: (2010)

Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
by: Haron, Nor Zaidi
Published: (2011)

Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

Under-reach correction in twin circuits without residual current input from the parallel line
by: M.F.B., Abdullah, et al.
Published: (2008)

Forward masking threshold estimation using neural networks and its application to parallel speech enhancement
by: Gunawan, Teddy Surya, et al.
Published: (2010)

Self-Configurable Current-Mirror Technique for Parallel RGB Light-Emitting Diodes (LEDs) Strings
by: Durrani, Shaheer Shaida, et al.
Published: (2020)

Does Parallel Projection is Suitable in Electrical Capacitance Tomography? –A Comparison with Common Approach
by: Muhammad Faris Aiman, Hisham, et al.
Published: (2021)

Modelling of a shape memory control system and L2 stability analysis
by: Abdul Wahab, Norhaliza
Published: (2004)

Equivalent J-inverter network parameters analysis and cancellation of spurious response of parallel coupled microstrip line
by: Marimuthu, Jayaseelan, et al.
Published: (2006)