Reused Frequency-Based Replacement Policy With Program Counter Predictor On Various Memory Access Types For Last Level Cache Memory
Currently, the main trend of microprocessor cache research is on the last level cache (LLC) memory. The typical LLC memory size is between 2 MB to 20 MB. The researches focus on improving the performance of LLC memory in terms of instruction per cycle (IPC) by using replacement policy. Static Re-ref...
| Main Author: | Yee, Ming Chung |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2019
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/51226/ http://eprints.usm.my/51226/1/Reused%20Frequency-Based%20Replacement%20Policy%20With%20Program%20Counter%20Predictor%20On%20Various%20Memory%20Access%20Types%20For%20Last%20Level%20Cache%20Memory.pdf |
Similar Items
Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
by: Pour, Somayeh Rahimi
Published: (2011)
by: Pour, Somayeh Rahimi
Published: (2011)
Double adjacent error correction codes for ultra-fast cache memories
by: Abood Ahmed, Rabah, et al.
Published: (2025)
by: Abood Ahmed, Rabah, et al.
Published: (2025)
Efficient cache replacement policy for minimising error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM
by: Ching, Li-Lynn
Published: (2013)
by: Ching, Li-Lynn
Published: (2013)
An efficient cache replacement algorithm for minimizing the error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)
Symbolic Attack Sites and the Performance of Terrorism, Counter Terrorism and Memory
by: Aly, Anne
Published: (2014)
by: Aly, Anne
Published: (2014)
Vibrational frequencies of magnetic random access memory materials / Lee Li Ling
by: Lee, Li Ling
Published: (2010)
by: Lee, Li Ling
Published: (2010)
Sites of counter-memory: the refusal to forget and the nationalist struggle in colonial Delhi
by: Stephen, Legg
Published: (2005)
by: Stephen, Legg
Published: (2005)
Intelligent web proxy cache replacement algorithm based on adaptive weight ranking policy via dynamic aging
by: Olanrewaju, Rashidah Funke, et al.
Published: (2016)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2016)
Accelerating FPGA-surf feature detection module by memory access reduction
by: Mohd. Yamani Idna, Idris, et al.
Published: (2019)
by: Mohd. Yamani Idna, Idris, et al.
Published: (2019)
Low Power Design Techniques And Its
Implementation On Direct Memory Access
(DMA)
by: Shabagran, Gandi
Published: (2012)
by: Shabagran, Gandi
Published: (2012)
Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022)
by: Tan, E-Chian
Published: (2022)
Site selection for new memorial park using GIS: muslim memorial park
by: Omar, Abdullah Hisam, et al.
Published: (2007)
by: Omar, Abdullah Hisam, et al.
Published: (2007)
An archaeology of counter-insurgency: exploring the materiality and memory of Cuban reconcentration camps (1895-1898)
by: Martí, Alberto P.
Published: (2017)
by: Martí, Alberto P.
Published: (2017)
A fault syndromes simulator for random access memories
by: Wan Hasan, Wan Zuha, et al.
Published: (2008)
by: Wan Hasan, Wan Zuha, et al.
Published: (2008)
Aloe-Polysaccharides Thin Film As All-Natural And Flexible Resistive Random Access Memory
by: Yeap, Kee Leong
Published: (2018)
by: Yeap, Kee Leong
Published: (2018)
A study on performance evaluation of conventional cache replacement algorithms: A review
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)
A computationally efficient P-LRU based optimal cache heap object replacement policy
by: Khan, Burhan Ul Islam, et al.
Published: (2017)
by: Khan, Burhan Ul Islam, et al.
Published: (2017)
An Enhanced Memory Address Mapping Scheme for Improved Memory Access Performance of 2-D DWT Processing Systems
by: Lee, Sze-Wei, et al.
Published: (2007)
by: Lee, Sze-Wei, et al.
Published: (2007)
Can testosterone replacement decrease the memory problem of old age?
by: Lim, David, et al.
Published: (2003)
by: Lim, David, et al.
Published: (2003)
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)
by: Hashim, Yasir
Published: (2018)
The Sherwood Foresters of 1916: memories and memorials
by: Moran, James, et al.
Published: (2018)
by: Moran, James, et al.
Published: (2018)
Cache replacement algorithm using hierarchical allocation scheduling
by: Mohd Sharif, Mohammad Faizal
Published: (2014)
by: Mohd Sharif, Mohammad Faizal
Published: (2014)
Efficient Hardware Implementation Of Haar Wavelet Transform With Line-Based And Dual-Scan Image Memory Accesses
by: Ahmed Saad, Laila
Published: (2017)
by: Ahmed Saad, Laila
Published: (2017)
Parallel Programming With Distributed Shared Memory
by: Lee, Pau Hua
Published: (2006)
by: Lee, Pau Hua
Published: (2006)
Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)
by: Kim, Yuh Chang
Published: (2013)
The Influence of Reward on Recognition Memory and Source Memory
by: Jin, Liling
Published: (2022)
by: Jin, Liling
Published: (2022)
A Strategic Analysis in Dynamic Random Access Memory Industry in Taiwan
by: Chen, Yen-Chun
Published: (2009)
by: Chen, Yen-Chun
Published: (2009)
Non-volatile FPGA architecture based on Resistive Random-Access Memory
by: Chee, Hock Leong
Published: (2023)
by: Chee, Hock Leong
Published: (2023)
Design And Fabrication Of Shape Memory Device
by: Mohammad Musa, Mohammad Taufiq Haiqal
Published: (2018)
by: Mohammad Musa, Mohammad Taufiq Haiqal
Published: (2018)
Fault tolerance of L1 data cache memory induced by intrinsic parameters fluctuation in sub 10nm UTB-SOI MOSFETs
by: Ahmed, Rabah Abood
Published: (2013)
by: Ahmed, Rabah Abood
Published: (2013)
Kabus - kabus memori (cloud of memories) / Tazul Tajuddin
by: Tajuddin, Tazul
Published: (2018)
by: Tajuddin, Tazul
Published: (2018)
Memory Commemoration and the Meaning of a Suburban War Memorial
by: Stephens, John
Published: (2007)
by: Stephens, John
Published: (2007)
Circuits of Memory: The War Memory Boom in Western Australia
by: Stephens, John
Published: (2012)
by: Stephens, John
Published: (2012)
Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
by: CH’NG , MING ZONG
Published: (2017)
by: CH’NG , MING ZONG
Published: (2017)
The glucocorticoid response in a free-living bird predicts whether long-lasting memories fade or strengthen with time
by: Jones, B., et al.
Published: (2016)
by: Jones, B., et al.
Published: (2016)
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
Cocanarup Memorial
by: Scott, Kim
Published: (2015)
by: Scott, Kim
Published: (2015)
Restoration of Memory
by: Siti Shahida, Kamel
Published: (2014)
by: Siti Shahida, Kamel
Published: (2014)
Similar Items
-
Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018) -
Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
by: Pour, Somayeh Rahimi
Published: (2011) -
Double adjacent error correction codes for ultra-fast cache memories
by: Abood Ahmed, Rabah, et al.
Published: (2025) -
Efficient cache replacement policy for minimising error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018) -
Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM
by: Ching, Li-Lynn
Published: (2013)