Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
ADC production testing has become more challenging due to more stringent test procedure for new generation of ADC. The trend for silicon cost is going down while the cost of test is going up. Therefore, to reduce the cost of test and preserve the test accuracy is essential for high volume testing in...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/40967/ http://eprints.usm.my/40967/1/WAN_MOHD_FAHMI_BIN_WAN_ISMAIL_24_pages.pdf |
| _version_ | 1848879165913169920 |
|---|---|
| author | Wan Ismail, Wan Mohd Fahmi |
| author_facet | Wan Ismail, Wan Mohd Fahmi |
| author_sort | Wan Ismail, Wan Mohd Fahmi |
| building | USM Institutional Repository |
| collection | Online Access |
| description | ADC production testing has become more challenging due to more stringent test procedure for new generation of ADC. The trend for silicon cost is going down while the cost of test is going up. Therefore, to reduce the cost of test and preserve the test accuracy is essential for high volume testing in production. This research is conducted for accurate ADC testing using histogram methodologies. Histogram methodology is the most common test procedure used in high volume production testing. In the past there were a lot of studies on testing the ADC but there were no emphasizing on various histogram methodologies for high volume testing. This research objective is to develop test solutions for 28nm 10 bit ADC using histogram methodologies. The outcome from this research has clearly shows that the test program that has been developed is able to segregate the good and bad devices. 98.18% of the devices are able to pass the ADC testing while remaining 1.82% fail the ADC test. It was found that Ramp Histogram and Sinusoidal Histogram method has achieved this research objective as both methodologies shows similar result based on comparison that has been made. It was known that accurate ADC testing requires large sample size. This research found that multi-site testing was able to compensate the drawback in histogram methodologies. The result shows that multi-site testing is 63.72% more efficient in term of ADC testing time. |
| first_indexed | 2025-11-15T17:42:54Z |
| format | Thesis |
| id | usm-40967 |
| institution | Universiti Sains Malaysia |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-15T17:42:54Z |
| publishDate | 2015 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | usm-409672018-07-10T08:19:12Z http://eprints.usm.my/40967/ Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies Wan Ismail, Wan Mohd Fahmi TK7800-8360 Electronics ADC production testing has become more challenging due to more stringent test procedure for new generation of ADC. The trend for silicon cost is going down while the cost of test is going up. Therefore, to reduce the cost of test and preserve the test accuracy is essential for high volume testing in production. This research is conducted for accurate ADC testing using histogram methodologies. Histogram methodology is the most common test procedure used in high volume production testing. In the past there were a lot of studies on testing the ADC but there were no emphasizing on various histogram methodologies for high volume testing. This research objective is to develop test solutions for 28nm 10 bit ADC using histogram methodologies. The outcome from this research has clearly shows that the test program that has been developed is able to segregate the good and bad devices. 98.18% of the devices are able to pass the ADC testing while remaining 1.82% fail the ADC test. It was found that Ramp Histogram and Sinusoidal Histogram method has achieved this research objective as both methodologies shows similar result based on comparison that has been made. It was known that accurate ADC testing requires large sample size. This research found that multi-site testing was able to compensate the drawback in histogram methodologies. The result shows that multi-site testing is 63.72% more efficient in term of ADC testing time. 2015 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/40967/1/WAN_MOHD_FAHMI_BIN_WAN_ISMAIL_24_pages.pdf Wan Ismail, Wan Mohd Fahmi (2015) Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies. Masters thesis, Universiti Sains Malaysia. |
| spellingShingle | TK7800-8360 Electronics Wan Ismail, Wan Mohd Fahmi Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies |
| title | Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies |
| title_full | Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies |
| title_fullStr | Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies |
| title_full_unstemmed | Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies |
| title_short | Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies |
| title_sort | evaluation of 28nm 10 bit adc using ramp and sinusoidal histogram methodologies |
| topic | TK7800-8360 Electronics |
| url | http://eprints.usm.my/40967/ http://eprints.usm.my/40967/1/WAN_MOHD_FAHMI_BIN_WAN_ISMAIL_24_pages.pdf |