Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology

QR Code

Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology

Unit Aritmetik Logik (ALU) adalah litar digital dan ia digunakan untuk melaksanakan semua operasi aritmetik dan operasi logik. Selain itu penambah adalah bahagian yang paling penting di kalangan ALU kerana ia telah digunakan dalam operasi aritmetik lain. Sekarang terdapat tiga parameter prestasi uta...

Full description

Bibliographic Details
Main Author:	Lim, Nguk Jie
Format:	Thesis
Language:	English
Published:	2015
Subjects:	T Technology TK7800-8360 Electronics
Online Access:	http://eprints.usm.my/40706/ http://eprints.usm.my/40706/1/Design_and_Implementation_of_Low_Power_and_High_Performance_4_Bit_Carry_Lookahead_Full_Adder_Using_Finfet_Technology.pdf

Similar Items

Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009)

Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015)

Implementation and self-checking of different adder circuits
by: Hassan, Hasliza
Published: (2020)

8 Bit Cmos Hybrid Digital-To-Analog Converter For Bluetooth Low Energy Application
by: Rosli, Alia
Published: (2019)

A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller
by: Liau , Wei Chun
Published: (2013)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
by: Tan , Beng Ghee
Published: (2016)

VLSI Design Of A Bit Serial Arithmetic Logic Unit
by: Lee, Tiong Kiat
Published: (2003)

Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
by: Wan Ismail, Wan Mohd Fahmi
Published: (2015)

Design of low power high speed digital vedic multiplier using 13T hybrid full adder
by: Lee, Shing Jie
Published: (2018)

A 2x2 bit multiplier using hybrid 13 t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

A 2x2 bit multiplier using hybrid 13t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
by: Teng , Jin Chung
Published: (2014)

Implementation Of Write Assist Technique On Low Voltage Distributed Memory
by: Chan, Gaik Ming
Published: (2016)

A low power multiplexer based pass transistor logic full adder
by: Kamsani, Noor Ain, et al.
Published: (2015)

A low power and fast CMOS arithmetic logic unit
by: Zulkifli, Nur Umaira
Published: (2015)

Low power CMOS iImage sensor for face recognition
by: Chan, Kit Heng, et al.
Published: (2020)

Smart Card Implementation In Malaysia : How Well The Users Are Accepting The Technology
by: Abd. Rahim, Muhd Khairulidzwan
Published: (2005)

Design of Quaternary Logic Carry Look-Ahead Adder
by: Lohrasb, Nosratollah
Published: (2009)

8-Bit High Resolution Pipelined Analog-To-Digital Converter (ADC) With High Unity-Gain Bandwidth Operational Transconductance Amplifier (OTA)
by: Idros, Norhamizah
Published: (2019)

Verification Of Non-Isolated Lcc Resonant Full Bridge Dc-Dc Converter For Solar Photovoltaic Systems
by: Teoh , Voon Min
Published: (2015)

Multilevel capacitor-clamped DC-DC boost converter structure with soft-switching technique implementation for high power density achievement
by: Kasiran, Mohd Amirul Naim
Published: (2019)

Dual And Triple Feeding For Full-Wave Dipole Antenna [TK7871.67.D56 H677 2007 f rb].
by: A. Hmood, Khedher
Published: (2007)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

Design And Development Of Unipolar SPWM Switching Pulses For Single Phase Full Bridge Inverter Application [TK7871.85. B151 2008 f rb].
by: Ismail, Baharuddin
Published: (2008)

Predictive direct power control for dual-active-bridge multilevel inverter based on conservative power theory
by: Bohari, Azuwien Aida, et al.
Published: (2020)

Design And Simulation Of Cmos-Based Low Voltage Variation Bandgap Reference Voltage Circuitry Using 0.18μm Process Technology
by: Tan, Chee Yong
Published: (2015)

Performance of CDMA power control for HAPS
by: S Abdulwafi, Tahani Almehdi
Published: (2015)

Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014)

Development Of QRS Detection Algoritm For FPGA Implementation
by: Ong, Seng Hooi
Published: (2003)

Implementation Of Modular Testing In Bios Development And Debug
by: Teh , Hong Hor
Published: (2014)

Design Of A Single Phase Unity Power Factor Switch Mode Power Supply (SMPS) With Active Power Factor Correction [TK7881.15. N335 2008 f rb].
by: Abdullah, Mohamad Nazir
Published: (2008)

Detection of low metal landmines using EMI
by: Azman, Amzarul Faris, et al.
Published: (2016)

Power Amplifier Modeling and EVM Measurement Technique
by: Ben, Ooi Zee Min
Published: (2010)

Voltage clamp simulations of cardiac excitation: FPGA implementation
by: Mahmud, Farhanahani, et al.
Published: (2016)

Fast-Lock Low -Jitter Delay Locked Loop
by: Soh, Lip Kai
Published: (2007)

Study Of MSQ As Low-K Dielectric Material For Semiconductor Devices
by: Wong, Man On
Published: (2006)

Design Of CMOS Power Amplifier For Ultra-Wideband (UWB) Transmitter
by: Mohd Hassan, Siti Maisurah
Published: (2008)

Optimal design of passive filter to mitigate harmonic in power frequency
by: Almelian, Mohamad Milood
Published: (2015)

Power generation by using piezoelectric transducer with bending mechanism support
by: Mohd Asry, Anis Maisarah, et al.
Published: (2019)