A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.

Clock and data recovery (CDR) circuits are crucial components in high speed transceivers. In order to ensure synchronization between data and clock in the most economic way, clock information is embedded into the transmitted data stream.

Bibliographic Details
Main Authors: Chen, Hau Jiun, Azni Zulkifli, Tun Zainal, Abdul Aziz, Zulfiqar Ali, Mohd Noh, Norlaili
Format: Conference or Workshop Item
Language:English
Published: 2004
Subjects:
Online Access:http://eprints.usm.my/15178/
http://eprints.usm.my/15178/1/monolithic.pdf
_version_ 1848872203351752704
author Chen, Hau Jiun
Azni Zulkifli, Tun Zainal
Abdul Aziz, Zulfiqar Ali
Mohd Noh, Norlaili
author_facet Chen, Hau Jiun
Azni Zulkifli, Tun Zainal
Abdul Aziz, Zulfiqar Ali
Mohd Noh, Norlaili
author_sort Chen, Hau Jiun
building USM Institutional Repository
collection Online Access
description Clock and data recovery (CDR) circuits are crucial components in high speed transceivers. In order to ensure synchronization between data and clock in the most economic way, clock information is embedded into the transmitted data stream.
first_indexed 2025-11-15T15:52:14Z
format Conference or Workshop Item
id usm-15178
institution Universiti Sains Malaysia
institution_category Local University
language English
last_indexed 2025-11-15T15:52:14Z
publishDate 2004
recordtype eprints
repository_type Digital Repository
spelling usm-151782017-11-20T07:22:09Z http://eprints.usm.my/15178/ A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector. Chen, Hau Jiun Azni Zulkifli, Tun Zainal Abdul Aziz, Zulfiqar Ali Mohd Noh, Norlaili TK1-9971 Electrical engineering. Electronics. Nuclear engineering Clock and data recovery (CDR) circuits are crucial components in high speed transceivers. In order to ensure synchronization between data and clock in the most economic way, clock information is embedded into the transmitted data stream. 2004 Conference or Workshop Item PeerReviewed application/pdf en http://eprints.usm.my/15178/1/monolithic.pdf Chen, Hau Jiun and Azni Zulkifli, Tun Zainal and Abdul Aziz, Zulfiqar Ali and Mohd Noh, Norlaili (2004) A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector. In: Conference Proceedings : Analog And Digital Techniques In Electrical Engineering, 21-24 November 2004, Chiang Mai, Thailand .
spellingShingle TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Chen, Hau Jiun
Azni Zulkifli, Tun Zainal
Abdul Aziz, Zulfiqar Ali
Mohd Noh, Norlaili
A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
title A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
title_full A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
title_fullStr A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
title_full_unstemmed A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
title_short A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
title_sort monolithic 622mb/s half rate clock and data recovery circuit utilizing a novel linear phase detector.
topic TK1-9971 Electrical engineering. Electronics. Nuclear engineering
url http://eprints.usm.my/15178/
http://eprints.usm.my/15178/1/monolithic.pdf