Design of Quaternary Logic Carry Look-Ahead Adder

QR Code

Design of Quaternary Logic Carry Look-Ahead Adder

In today's state-of-the-art VLSI technology, binary number system has been the choice for designing digital subsystems. Although technology development has made down scaling of devices possible, which in turn has resulted in a remarkable increase in density and functionality of VLSI systems...

Full description

Bibliographic Details
Main Author:	Lohrasb, Nosratollah
Format:	Thesis
Language:	English English
Published:	2009
Online Access:	http://psasir.upm.edu.my/id/eprint/7336/ http://psasir.upm.edu.my/id/eprint/7336/1/FK_2009_19a.pdf

Similar Items

Looking ahead for sinology
by: Beh, Yuen Hui, et al.
Published: (2023)

The Lectionary: looking ahead
by: O’Loughlin, Thomas
Published: (2018)

Psychology in Malaysia : looking ahead
by: Noor, Noraini M.
Published: (2012)

Psychology in Malaysia : looking ahead
by: Ansari, Zafar Afaq, et al.
Published: (2005)

Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015)

A profile of Malaysian adolescents: looking ahead
by: Othman, Juliana, et al.
Published: (2014)

Looking ahead: Chronic spinal pain management
by: Parkin-Smith, G., et al.
Published: (2017)

Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009)

Two-vehicle look-ahead convoy control systems
by: Sudin, Shahdan, et al.
Published: (2004)

Ramp rate modeling for ERCOT look ahead SCED
by: Xu, X., et al.
Published: (2013)

Looking back and looking ahead: Applying organisational behaviour to explain the changing face of work
by: Collins, C., et al.
Published: (2020)

A low power multiplexer based pass transistor logic full adder
by: Kamsani, Noor Ain, et al.
Published: (2015)

Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
by: Gopal, Lenin, et al.
Published: (2014)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

Scenario Planning for Balfour Beatty Rail- Looking Ahead to the Unforeseen Future
by: Wijaya, Jessica Fidelia
Published: (2012)

Design of low quantum cost reversible BCD adder
by: Cheng, C., et al.
Published: (2016)

Rio is history mission: Jun Hoong is looking ahead to reaching greater heights
by: Ajitpal Singh,
Published: (2016)

And now for something completely different: looking ahead to new encryption and secrecy protocols
by: Ashman, Helen, et al.
Published: (2001)

Comparison of parallel prefix adder (PPA)
by: Voon, Peter
Published: (2010)

CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020)

Design and Analysis of a New Carbon Nanotube Full Adder Cell
by: Ghadiry, M. H., et al.
Published: (2011)

Implementation and self-checking of different adder circuits
by: Hassan, Hasliza
Published: (2020)

Looking Ahead, Looking Back: A Review of Works by 15 Artists Organised by Fergana Art Space (7th February–29th March 2015)
by: Abdullah, Sarena
Published: (2015)

Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)

Full adder circuit design with novel lower complexity XOR gate in QCA technology
by: H. Majeed, Ali, et al.
Published: (2020)

Approaches to Arterial Road Design in Perth - The Challenges Ahead
by: Tiwari, Reena, et al.
Published: (2010)

'Interesting times' ahead?
by: Hubbard, Chris
Published: (2009)

UMP forging ahead
by: T.N., Alagesh
Published: (2017)

Messy polls ahead
by: The Star
Published: (2016)

Bad year ahead?
by: Abd Razak, Dzulkifli
Published: (2006)

Logical effort base adder circuits transistor sizing using constriction factor and mutative variants of particle swarm optimization algorithm / Muhammad Aiman Johari
by: Johari, Muhammad Aiman
Published: (2015)

Design of multi-valued quaternary based analog-to-digital converter
by: Alam, A. H. M. Zahirul, et al.
Published: (2009)

Design of low power high speed digital vedic multiplier using 13T hybrid full adder
by: Lee, Shing Jie
Published: (2018)

Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015)

Rule-based and Resource-bounded: A New Look at Epistemic Logic
by: Jago, Mark
Published: (2006)

Better Times Ahead For Duo
by: The Star, Y.P.Sivam
Published: (2008)

Afterword: thoughts on the way ahead
by: Hall, Geoff
Published: (2018)

Hardware modeling of binary coded decimal adder in field programmable gate array
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

Quaternary thin films: A review
by: Ho, Soon Min
Published: (2015)