Numerical investigation of channel width variation in junctionless transistors performance
Double gate junctionless (DGJLT) transistor, as a pinch off device, was previously fabricated. In this letter, the impact of channel width variation on behaviour of the device is studied by means of 3D-TCAD simulation tool. In this matter, the transfer characteristics, energy band diagram (valence/c...
| Main Authors: | Dehzangi, Arash, Larki, Farhad, Yeop Majlis, Burhanuddin, Hamidon, Mohd Nizar, N V Visvanathan, P. Susthitha Menon, Jalar @ Jalil, Azman, Islam, Md. Shabiul, Md. Ali, Sawal Hamid |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
IEEE
2013
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/69155/ http://psasir.upm.edu.my/id/eprint/69155/1/Numerical%20investigation%20of%20channel%20width%20variation%20in%20junctionless%20transistors%20performance.pdf |
Similar Items
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016)
by: Dehzangi, Arash, et al.
Published: (2016)
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)
by: Larki, Farhad, et al.
Published: (2014)
A simulation study of thickness effect in performance of double lateral gate junctionless transistors
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)
by: Larki, Farhad
Published: (2012)
Dependency of electrical characteristics on nano gap variation in pinch off lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)
by: Larki, Farhad, et al.
Published: (2014)
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
by: Dehzangi, Arash
Published: (2012)
by: Dehzangi, Arash
Published: (2012)
Numerical study of side gate junction-less transistor in on state
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Study the characteristic of p-type junction-less side gate silicon nanowire transistor fabricated by atomic force microscopy lithography
by: Dehzangi, Arash, et al.
Published: (2011)
by: Dehzangi, Arash, et al.
Published: (2011)
Fabrication and simulation of single crystal p-type Si nanowire using SOI technology
by: Dehzangi, Arash, et al.
Published: (2015)
by: Dehzangi, Arash, et al.
Published: (2015)
Pencirian transistor karbon tiub nano berdinding tunggal yang dihasilkan melalui kaedah pertumbuhan langsung
by: Mohd Ambri Mohamed,, et al.
Published: (2017)
by: Mohd Ambri Mohamed,, et al.
Published: (2017)
Field effect in silicon nanostructure fabricated by atomic force microscopy nano lithography
by: Dehzangi, Arash, et al.
Published: (2011)
by: Dehzangi, Arash, et al.
Published: (2011)
Peningkatan kepekaan biosensor urea berasaskan resonans plasmon permukaan dan tatasusunan Kretschmann dengan struktur hibrid grafin- MoS2
by: Nur Akmar Jamil,, et al.
Published: (2018)
by: Nur Akmar Jamil,, et al.
Published: (2018)
Recent progress on fabrication of zinc oxide nanorod-based
field effect transistor biosensors
by: Siti Shafura A Karim,, et al.
Published: (2019)
by: Siti Shafura A Karim,, et al.
Published: (2019)
Performance characterization of schottky tunneling Graphene Field Effect Transistor at 60 nm gate length
by: Noor Faizah Zainul Abidin,, et al.
Published: (2017)
by: Noor Faizah Zainul Abidin,, et al.
Published: (2017)
Transistor sizing methodology for low noise charge sensitive amplifier with input transistor working in moderate inversion
by: Aimaier, Nueraimaiti, et al.
Published: (2014)
by: Aimaier, Nueraimaiti, et al.
Published: (2014)
The impact of channel fin width on electrical characteristics of
Si-FinFET
by: Atalla, Yousif, et al.
Published: (2022)
by: Atalla, Yousif, et al.
Published: (2022)
The impact of channel fin width on electrical characteristics of Si-FinFET
by: Atalla, Y., et al.
Published: (2022)
by: Atalla, Y., et al.
Published: (2022)
Investigation on optical interconnect(OI) link performance using external modulator
by: Md Sallah, Siti Sarah, et al.
Published: (2015)
by: Md Sallah, Siti Sarah, et al.
Published: (2015)
Pengoptimuman sensor resonans plasmon permukaan berdasarkan
Kretschmann dengan kaedah Taguchi
by: Gan, Siew Mei, et al.
Published: (2018)
by: Gan, Siew Mei, et al.
Published: (2018)
Lithography method for selective area of CNTs growth
by: Fauthan, Aishah, et al.
Published: (2013)
by: Fauthan, Aishah, et al.
Published: (2013)
Synthesis and characterization of carbon nano structures on Gallium Phosphate
by: Fauthan, Aishah, et al.
Published: (2014)
by: Fauthan, Aishah, et al.
Published: (2014)
Temperature characteristics of FinFET based on channel fin width and working voltage
by: Atalla, Yousif, et al.
Published: (2020)
by: Atalla, Yousif, et al.
Published: (2020)
Optimal Nano-Dimensional Channel of GaAs-FinFET Transistor
by: Mahmood, Ahmed, et al.
Published: (2018)
by: Mahmood, Ahmed, et al.
Published: (2018)
Optimal nano dimensional channel of GaAs-FinFET transistor
by: Ahmed, Mahmood, et al.
Published: (2018)
by: Ahmed, Mahmood, et al.
Published: (2018)
Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Temperature sensitivity based on channel length of FinFET transistor
by: Atalla, Yousif, et al.
Published: (2018)
by: Atalla, Yousif, et al.
Published: (2018)
Development of silicon planar P-I-N photodiode
by: N V Visvanathan, P Susthitha Menon, et al.
Published: (2004)
by: N V Visvanathan, P Susthitha Menon, et al.
Published: (2004)
Improved performance of InSe field-effect transistors by channel encapsulation
by: Liang, Guangda, et al.
Published: (2018)
by: Liang, Guangda, et al.
Published: (2018)
Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
by: Yousif, Yousif Atalla
Published: (2019)
by: Yousif, Yousif Atalla
Published: (2019)
Impact of KOH etching on nanostructure fabricated by local
anodic oxidation method
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Influence of exposure time on structural, optical and electrical properties of zinc sulphide nanoparticles synthesized by microwave technique
by: Soltani, Nayereh, et al.
Published: (2013)
by: Soltani, Nayereh, et al.
Published: (2013)
Atomic force microscope base nanolithography for reproducible micro and nanofabrication
by: Dehzangi, Arash, et al.
Published: (2014)
by: Dehzangi, Arash, et al.
Published: (2014)
Experimental investigation of scour at a channel junctions of different diversion angles and bed width ratios
by: Alomari, Nashwan K., et al.
Published: (2018)
by: Alomari, Nashwan K., et al.
Published: (2018)
Velocity distribution description in a sand bed branching channel with different angles and bed widths
by: Alomari, Nashwan K., et al.
Published: (2016)
by: Alomari, Nashwan K., et al.
Published: (2016)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
Electrical characterization of Ge-FinFET transistor based on nanoscale channel dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor
by: Mahmood, Ahmed, et al.
Published: (2019)
by: Mahmood, Ahmed, et al.
Published: (2019)
Similar Items
-
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014) -
A simulation study of thickness effect in performance of double lateral gate junctionless transistors
by: Larki, Farhad, et al.
Published: (2013) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012) -
Dependency of electrical characteristics on nano gap variation in pinch off lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)