Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA
This paper presents a novel low-complexity technique for reducing the Peak-to-Average Power Ratio PAPR in Orthogonal Frequency Division Multiplexing OFDM systems followed by an efficient hardware co-simulation implementation of this technique by using a Xilinx system generator on a Field Programmabl...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Inderscience
2017
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/62006/ http://psasir.upm.edu.my/id/eprint/62006/1/Hardware%20co-simulation%20for%20a%20low%20complexity%20PAPR%20reduction%20scheme%20on%20an%20FPGA.pdf |
| _version_ | 1848854536170504192 |
|---|---|
| author | Al-Hussaini, Khalid Taher Mohammed Mohd Ali, Borhanuddin Varahram, Pooria Hashim, Shaiful Jahari Farrell, Ronan |
| author_facet | Al-Hussaini, Khalid Taher Mohammed Mohd Ali, Borhanuddin Varahram, Pooria Hashim, Shaiful Jahari Farrell, Ronan |
| author_sort | Al-Hussaini, Khalid Taher Mohammed |
| building | UPM Institutional Repository |
| collection | Online Access |
| description | This paper presents a novel low-complexity technique for reducing the Peak-to-Average Power Ratio PAPR in Orthogonal Frequency Division Multiplexing OFDM systems followed by an efficient hardware co-simulation implementation of this technique by using a Xilinx system generator on a Field Programmable Gate Array FPGA. In this technique, each subblock is interleaved with the others, and a new optimisation scheme is introduced in which the number of iterations is equal only to the number of subblocks, which results in reduced processing time and less computation that, in turn, leads to reduced complexity. Furthermore, the proposed method focuses on simplifying the required hardware resources. Thus, it can be easily combined with other simplified techniques. The simulation results demonstrate that the new technique can effectively reduce the complexity up to 98.22% compared with the new existing Partial Transmit Sequence PTS techniques and yield a good Bit Error Rate BER performance. Through the comparison of performance between simulation and hardware, it is distinctly illustrated that the designed hardware block diagram is as workable as the simulation and the difference of the result is only 0.1 dB. |
| first_indexed | 2025-11-15T11:11:25Z |
| format | Article |
| id | upm-62006 |
| institution | Universiti Putra Malaysia |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-15T11:11:25Z |
| publishDate | 2017 |
| publisher | Inderscience |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | upm-620062019-03-15T07:09:03Z http://psasir.upm.edu.my/id/eprint/62006/ Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA Al-Hussaini, Khalid Taher Mohammed Mohd Ali, Borhanuddin Varahram, Pooria Hashim, Shaiful Jahari Farrell, Ronan This paper presents a novel low-complexity technique for reducing the Peak-to-Average Power Ratio PAPR in Orthogonal Frequency Division Multiplexing OFDM systems followed by an efficient hardware co-simulation implementation of this technique by using a Xilinx system generator on a Field Programmable Gate Array FPGA. In this technique, each subblock is interleaved with the others, and a new optimisation scheme is introduced in which the number of iterations is equal only to the number of subblocks, which results in reduced processing time and less computation that, in turn, leads to reduced complexity. Furthermore, the proposed method focuses on simplifying the required hardware resources. Thus, it can be easily combined with other simplified techniques. The simulation results demonstrate that the new technique can effectively reduce the complexity up to 98.22% compared with the new existing Partial Transmit Sequence PTS techniques and yield a good Bit Error Rate BER performance. Through the comparison of performance between simulation and hardware, it is distinctly illustrated that the designed hardware block diagram is as workable as the simulation and the difference of the result is only 0.1 dB. Inderscience 2017 Article PeerReviewed text en http://psasir.upm.edu.my/id/eprint/62006/1/Hardware%20co-simulation%20for%20a%20low%20complexity%20PAPR%20reduction%20scheme%20on%20an%20FPGA.pdf Al-Hussaini, Khalid Taher Mohammed and Mohd Ali, Borhanuddin and Varahram, Pooria and Hashim, Shaiful Jahari and Farrell, Ronan (2017) Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA. International Journal of Wireless and Mobile Computing, 12 (1). 49 - 61. ISSN 1741-1084; ESSN: 1741-1092 https://www.inderscienceonline.com/doi/abs/10.1504/IJWMC.2017.083053 10.1504/IJWMC.2017.083053 |
| spellingShingle | Al-Hussaini, Khalid Taher Mohammed Mohd Ali, Borhanuddin Varahram, Pooria Hashim, Shaiful Jahari Farrell, Ronan Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA |
| title | Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA |
| title_full | Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA |
| title_fullStr | Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA |
| title_full_unstemmed | Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA |
| title_short | Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA |
| title_sort | hardware co-simulation for a low complexity papr reduction scheme on an fpga |
| url | http://psasir.upm.edu.my/id/eprint/62006/ http://psasir.upm.edu.my/id/eprint/62006/ http://psasir.upm.edu.my/id/eprint/62006/ http://psasir.upm.edu.my/id/eprint/62006/1/Hardware%20co-simulation%20for%20a%20low%20complexity%20PAPR%20reduction%20scheme%20on%20an%20FPGA.pdf |