Development of automated standard cell library characterization (ASCLIC) for nanometer system-on-chip design

QR Code

Development of automated standard cell library characterization (ASCLIC) for nanometer system-on-chip design

This paper presents about the development of Software-as-a-Service tool for standard cell library characterization – ASCLIC. ASCLIC was created because many standard cell characterization software that exists are not easily accessible by public. Furthermore, it requires expensive paid license otherw...

Full description

Bibliographic Details
Main Authors:	Hussin, Muhammad Syafiq Izzat, Lim, Yang Wei, Kamsani, Noor Ain, Hashim, Shaiful Jahari, Rokhani, Fakhrul Zaman
Format:	Conference or Workshop Item
Language:	English
Published:	IEEE 2017
Online Access:	http://psasir.upm.edu.my/id/eprint/59463/ http://psasir.upm.edu.my/id/eprint/59463/1/Development%20of%20automated%20standard%20cell%20library%20characterization%20%28ASCLIC%29%20for%20nanometer%20system-on-chip%20design.pdf

Similar Items

Analysis and modeling of ASIC area at early-stage design for standard cell library selection
by: Lim, Yang Wei, et al.
Published: (2019)

Generating power-optimal standard cell library specification using neural network technique
by: Lim, Sze Huang, et al.
Published: (2017)

Energy-performance optimization via P/N ratio sizing with full diffusion layout structure and standard cell height tuning in near-threshold voltage operation
by: Lim, Yang Wei, et al.
Published: (2022)

Synthesis of nanometer-sized ceramic particles.
by: Chuah Abdullah, Luqman, et al.
Published: (2010)

Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015)

Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015)

Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
by: Flayyih, Wameedh Nazar, et al.
Published: (2016)

Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip
by: Zakaria, Fazrul Faiz, et al.
Published: (2016)

Filtration Efficiency of Aerosol Particles Below 20 Nanometers
by: Heim, M., et al.
Published: (2005)

Area efficient test circuit for library standard cell qualification
by: Al-Frajat, Jaafar Khadair Kadam, et al.
Published: (2015)

Crosstalk-aware multiple error detection scheme based on two-dimensional parities for energy efficient network on chip
by: Flayyih, Wameedh N., et al.
Published: (2014)

Comparison analysis on scaling the vertical and lateral NMOSFET in nanometer regime
by: Saad, Ismail, et al.
Published: (2008)

Characterization of planar and vertical n-channel mosfet in nanometer regime
by: Sulaiman, Ima
Published: (2007)

Reduced hardware architecture for energy-efficient IoT healthcare sensor nodes
by: Lim, Yang Wei, et al.
Published: (2015)

A survey of on-chip monitors
by: Rahimipour, S., et al.

Addressing fault tolerance in 4-PAM signaling by using block codes for on/off-chip communication
by: Forooshani, Arash Abtahi, et al.
Published: (2011)

Standard cell library evaluation and optimization for near-threshold voltage operation
by: Lim, Yang Wei
Published: (2022)

Tolerating permanent faults in the input port of the network on chip router
by: Mohammed, Hala J., et al.
Published: (2019)

A 1 V -21 dBm threshold voltage compensated rectifier for radio frequency energy harvesting
by: Zareianjahromi, Seyed Arash, et al.
Published: (2022)

Automated and high accuracy out-of-hospital heart diseases early detection system
by: Hussein, Ahmed Faeq, et al.
Published: (2017)

Multi-bit error control coding with limited correction for high-performance and energy- efficient network on chip
by: Flayyih, Wameedh N., et al.
Published: (2019)

An automated high-accuracy detection scheme for myocardial ischemia based on multi-lead long-interval ECG and Choi-Williams time-frequency analysis incorporating a multi-class SVM classifier
by: Hussein, Ahmed Faeq, et al.
Published: (2021)

Power - reliability tradeoff in low power 4-PAM signaling in on-chip communication
by: Forooshani, Arash Abtahi, et al.
Published: (2011)

Reliability analysis of multibit error correcting coding and comparison to hamming product code for on-chip interconnect
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)

Low-power, highly reliable dynamic thermal management by exploiting approximate computing
by: Rahimipour, Somayeh, et al.
Published: (2020)

Wireless power transfer with on-chip inductor and class-E power amplifier for implant medical device applications
by: Thangasamy, Veeraiyah, et al.
Published: (2015)

Lightweight hamming product code based multiple bit error correction coding scheme using shared resources for on chip interconnects
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)

Interconnect area, delay and area-delay optimization for multi-level signaling on-chip bus
by: Mai, Yoong Ching, et al.
Published: (2010)

Standard perpustakaan universiti = University library standards
by: Jawatankuasa Kerja Standard, Persatuan Pustakawan Malaysia
Published: (2018)

Study Of The Relationship Between Delta Delay And Adjacent Parallel Wire Length In 45 Nanometer Process Technology
by: Mohamed, Shamsul Anuar
Published: (2014)

System on Chip (SOC)-FPGA for multimode vehicle data communication
by: Aris, Ishak, et al.
Published: (2024)

A process variation aware system-level framework to model on-chip communication system in support of fault tolerant analysis
by: Forooshani, Arash Abtahi, et al.
Published: (2009)

APMEG: quadratic time–frequency distribution analysis of energy concentration features for unveiling reliable diagnostic precursors in global major earthquakes towards short-term prediction
by: Lee, Fabian, et al.
Published: (2025)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007)

Standards in Process Control and Automation
by: Eren, Halit
Published: (2011)

Advanced encryption standard-XTS implementation in field programmable gate array hardware
by: Ahmed, Shakil, et al.
Published: (2015)

Automated RFID based library management systems
by: Ansari, Moiz S., et al.
Published: (2011)

Implementation Of FPGA Based Encryption Chip Using VHD - Data Encryption Standard (DES) Algorithm
by: Lim, Mui Liang
Published: (2006)

Energy efficient 8-bit microprocessor for wireless sensor network applications
by: Hoon, Yap, et al.
Published: (2013)

Teaching of IA-32 assembly language programming usingIntel®Galileo
by: Tan, Chee Phang, et al.
Published: (2017)