Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications
A Delay-Locked Loop (DLL) with a modified charge pump circuit is proposed for generating high-resolution linear delay steps with sub-picosecond jitter performance and adjustable delay range. The small-signal model of the modified charge pump circuit is analyzed to bring forth the relationship betwee...
| Main Authors: | Abdulrazzaq, Bilal Isam, Ibrahim, Omar J., Kawahito, Shoji, Mohd Sidek, Roslina, Shafie, Suhaidi, Md Yunus, Nurul Amziah, Lee, Lini, Abdul Halin, Izhal |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI
2016
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/55975/ http://psasir.upm.edu.my/id/eprint/55975/1/55975.pdf |
Similar Items
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2016)
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2016)
Sub-picosecond jitter resolution wide range digital delay line for SoC integration
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2015)
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2015)
Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
by: Abdulrazzaq, Bilal Isam
Published: (2016)
by: Abdulrazzaq, Bilal Isam
Published: (2016)
A programmable CMOS delay line for wide delay range generation and duty-cycle adjustability
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2017)
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2017)
Fast-Lock Low -Jitter Delay Locked Loop
by: Soh, Lip Kai
Published: (2007)
by: Soh, Lip Kai
Published: (2007)
Non-linearity in wide dynamic range CMOS image sensors utilizing a partial charge transfer technique
by: Shafie, Suhaidi, et al.
Published: (2009)
by: Shafie, Suhaidi, et al.
Published: (2009)
Selection of amplifier for optimized charge transfer in active pixel CMOS time of flight (TOF) image sensors.
by: Abdul Halin, Izhal, et al.
Published: (2011)
by: Abdul Halin, Izhal, et al.
Published: (2011)
A low jitter passively mode locked laser diode at 40 GHz using regenerative feedback via an optical fiber loop
by: Haji, M., et al.
Published: (2011)
by: Haji, M., et al.
Published: (2011)
Phase locked loop
by: Dayang Duwinighsih, Binti Abang Abdullah
Published: (2001)
by: Dayang Duwinighsih, Binti Abang Abdullah
Published: (2001)
Digital Phase Locked-Loop With Wide Tuning Range And Dynamic Phase Shift
by: Rosle, Anafaezalena
Published: (2014)
by: Rosle, Anafaezalena
Published: (2014)
Sub-picosecond 9.8W peak power passively mode locked quantum well GaAs/AlGaAs laser
by: Tandoi, G., et al.
Published: (2011)
by: Tandoi, G., et al.
Published: (2011)
Timing generator for 120fps CMOS image sensors on 0.13 μm CMOS technology
by: Wang, Chee Yew, et al.
Published: (2017)
by: Wang, Chee Yew, et al.
Published: (2017)
Development of Test Procedure For CMOS Operational Amplifier Application Circuits
by: Abdul Halin, Izhal
Published: (2002)
by: Abdul Halin, Izhal
Published: (2002)
Phase Locked Loop For Bluetooth Radio
by: Anbalagan, Loganathan
Published: (2017)
by: Anbalagan, Loganathan
Published: (2017)
A fast-lock delay-locked loop architecture with improved precharged PFD
by: Lip-Kai, Soh, et al.
Published: (2008)
by: Lip-Kai, Soh, et al.
Published: (2008)
Analog signal path circuit for a four transistor pixel in standard 0.13μm CMOS technology
by: Shafie, Suhaidi, et al.
Published: (2017)
by: Shafie, Suhaidi, et al.
Published: (2017)
RTS noise reduction of CMOS image sensors using amplifier-selection pixels
by: Mustafa, Mohd Amrallah, et al.
Published: (2013)
by: Mustafa, Mohd Amrallah, et al.
Published: (2013)
CMOS Variable Gain Low Noise Amplifier for Radio Frequency Applications
by: Lee, Lini
Published: (2008)
by: Lee, Lini
Published: (2008)
Design of a 5GHz phase-locked loop
by: Mohamad Ashari, Zainab, et al.
Published: (2011)
by: Mohamad Ashari, Zainab, et al.
Published: (2011)
A review on solid state time of flight TOF range image sensors
by: Din, Amad Ud, et al.
Published: (2009)
by: Din, Amad Ud, et al.
Published: (2009)
Picosecond/THz acoustic measurements of semiconductor devices
by: Devireddy, Srikanth Reddy
Published: (2018)
by: Devireddy, Srikanth Reddy
Published: (2018)
Design of 8-bit SAR-ADC CMOS
by: Hassan, Hur A., et al.
Published: (2009)
by: Hassan, Hur A., et al.
Published: (2009)
Simulation studies of 30 MHz phase-locked loop coherent receiver
by: Abdul Wahab, Fauzi
Published: (2005)
by: Abdul Wahab, Fauzi
Published: (2005)
Development of CMOS imager block for capsule endoscope
by: Shafie, Suhaidi, et al.
Published: (2014)
by: Shafie, Suhaidi, et al.
Published: (2014)
Differential input range driver for SAR ADC measurement setup
by: Yusuf, Siti Idzura, et al.
Published: (2020)
by: Yusuf, Siti Idzura, et al.
Published: (2020)
A phase-locked-loop design for the smooth operation of a hybrid microgrid
by: Goyal, M., et al.
Published: (2013)
by: Goyal, M., et al.
Published: (2013)
Adjustable closed-loop DC motor speed controller
by: Nurul Atikah, Nasir
Published: (2012)
by: Nurul Atikah, Nasir
Published: (2012)
Picosecond control of quantum dot laser emission by coherent phonons
by: Czerniuk, T., et al.
Published: (2017)
by: Czerniuk, T., et al.
Published: (2017)
An improved Multipath Estimating Delay-Lock-Loop method based on Teager-Kaiser operator
by: Fa, Ji Yuan, et al.
Published: (2018)
by: Fa, Ji Yuan, et al.
Published: (2018)
Optical Phase-Conjugation of Picosecond Four-Wave Mixing Signals in SOAs
by: Das, Narottam, et al.
Published: (2012)
by: Das, Narottam, et al.
Published: (2012)
Dynamic phasor analysis and design of phase-locked loops for single phase grid connected converters
by: Rashed, Mohamed, et al.
Published: (2015)
by: Rashed, Mohamed, et al.
Published: (2015)
Hybrid Synthesizer Based On Phase-Lock Loop (Pll) Driven Direct Digital Synthesizer (Dds)
by: Idris, Mohd Ibtisyam
Published: (2017)
by: Idris, Mohd Ibtisyam
Published: (2017)
Picoseconds Dark Pulse Zirconia-Yttria-Aluminium-Erbium-doped Fiber Laser
by: Markom, Arni Munira, et al.
Published: (2020)
by: Markom, Arni Munira, et al.
Published: (2020)
Microcontroller Based Adjustable Speed Closed-Loop DC Motor Drive
by: S. Ettomi Ali, Yousef
Published: (2004)
by: S. Ettomi Ali, Yousef
Published: (2004)
Synchronization of single-phase inverter with grid connection system by using enhanced phase locked loop method
by: Abdullah, Muhammad Zulkarnain
Published: (2018)
by: Abdullah, Muhammad Zulkarnain
Published: (2018)
The power spectral density of a correlated and jittered pulse train
by: Howard, Roy
Published: (2012)
by: Howard, Roy
Published: (2012)
Frame synchronization techniques and jitter generation : analysis, modelling and enhancement
by: Walker, Jacqueline
Published: (1997)
by: Walker, Jacqueline
Published: (1997)
Input range driver for measurement of a differential 10 bit SAR ADC
by: Yusuf, Siti Idzura, et al.
Published: (2018)
by: Yusuf, Siti Idzura, et al.
Published: (2018)
Picosecond acoustics in single quantum wells of cubic GaN/(Al,Ga)N
by: Czerniuk, T., et al.
Published: (2017)
by: Czerniuk, T., et al.
Published: (2017)
Photoelastic properties of zinc-blende (AlGa)N in the UV: picosecond ultrasonic studies
by: Whale, Josh, et al.
Published: (2018)
by: Whale, Josh, et al.
Published: (2018)
Similar Items
-
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2016) -
Sub-picosecond jitter resolution wide range digital delay line for SoC integration
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2015) -
Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
by: Abdulrazzaq, Bilal Isam
Published: (2016) -
A programmable CMOS delay line for wide delay range generation and duty-cycle adjustability
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2017) -
Fast-Lock Low -Jitter Delay Locked Loop
by: Soh, Lip Kai
Published: (2007)