The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model
Purpose – This paper aims to describe the real-time design and implementation of a Space Time Trellis Code decoder using Altera Complex Programmable Logic Devices (CPLD). Design/methodology/approach – The code uses a generator matrix designed for four-state space time trellis code (STTC) that use...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Emerald Group Publishing
2016
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/52962/ http://psasir.upm.edu.my/id/eprint/52962/1/The%20design%20of%20viterbi%20decoder%20for%20low%20power%20consumption%20space%20time%20trellis%20code%20without%20adder%20architecture%20using%20RTL%20model.pdf |
| _version_ | 1848852184520720384 |
|---|---|
| author | Abu, Mohd Azlan Harun, Harlisya Harmin, Mohammad Yazdi Abdul Wahab, Noor Izzri Abdul Kadir, Muhd Khairulzaman |
| author_facet | Abu, Mohd Azlan Harun, Harlisya Harmin, Mohammad Yazdi Abdul Wahab, Noor Izzri Abdul Kadir, Muhd Khairulzaman |
| author_sort | Abu, Mohd Azlan |
| building | UPM Institutional Repository |
| collection | Online Access |
| description | Purpose
– This paper aims to describe the real-time design and implementation of a Space Time Trellis Code decoder using Altera Complex Programmable Logic Devices (CPLD).
Design/methodology/approach
– The code uses a generator matrix designed for four-state space time trellis code (STTC) that uses quadrature
phase shift keying (QPSK) modulation scheme. The decoding process has been carried out using maximum likelihood sequences estimation through the Viterbi algorithm.
Findings
– The results showed that the STTC decoder can successfully decipher the encoded symbols from the STTC encoder and can fully recover the original data. The data rate of the decoder is 50 Mbps.
Originality/value
– It has been shown that 96 per cent improvement of the total logic elements in Max V CPLD is used compared to the previous literature review. |
| first_indexed | 2025-11-15T10:34:03Z |
| format | Article |
| id | upm-52962 |
| institution | Universiti Putra Malaysia |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-15T10:34:03Z |
| publishDate | 2016 |
| publisher | Emerald Group Publishing |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | upm-529622017-11-27T06:12:54Z http://psasir.upm.edu.my/id/eprint/52962/ The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model Abu, Mohd Azlan Harun, Harlisya Harmin, Mohammad Yazdi Abdul Wahab, Noor Izzri Abdul Kadir, Muhd Khairulzaman Purpose – This paper aims to describe the real-time design and implementation of a Space Time Trellis Code decoder using Altera Complex Programmable Logic Devices (CPLD). Design/methodology/approach – The code uses a generator matrix designed for four-state space time trellis code (STTC) that uses quadrature phase shift keying (QPSK) modulation scheme. The decoding process has been carried out using maximum likelihood sequences estimation through the Viterbi algorithm. Findings – The results showed that the STTC decoder can successfully decipher the encoded symbols from the STTC encoder and can fully recover the original data. The data rate of the decoder is 50 Mbps. Originality/value – It has been shown that 96 per cent improvement of the total logic elements in Max V CPLD is used compared to the previous literature review. Emerald Group Publishing 2016 Article PeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/52962/1/The%20design%20of%20viterbi%20decoder%20for%20low%20power%20consumption%20space%20time%20trellis%20code%20without%20adder%20architecture%20using%20RTL%20model.pdf Abu, Mohd Azlan and Harun, Harlisya and Harmin, Mohammad Yazdi and Abdul Wahab, Noor Izzri and Abdul Kadir, Muhd Khairulzaman (2016) The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model. World Journal of Engineering, 13 (6). pp. 540-546. ISSN 1708-5284; ESSN: 1708-5284 http://www.multi-science.co.uk/wje.htm 10.1108/WJE-09-2016-0088 |
| spellingShingle | Abu, Mohd Azlan Harun, Harlisya Harmin, Mohammad Yazdi Abdul Wahab, Noor Izzri Abdul Kadir, Muhd Khairulzaman The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model |
| title | The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model |
| title_full | The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model |
| title_fullStr | The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model |
| title_full_unstemmed | The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model |
| title_short | The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model |
| title_sort | design of viterbi decoder for low power consumption space time trellis code without adder architecture using rtl model |
| url | http://psasir.upm.edu.my/id/eprint/52962/ http://psasir.upm.edu.my/id/eprint/52962/ http://psasir.upm.edu.my/id/eprint/52962/ http://psasir.upm.edu.my/id/eprint/52962/1/The%20design%20of%20viterbi%20decoder%20for%20low%20power%20consumption%20space%20time%20trellis%20code%20without%20adder%20architecture%20using%20RTL%20model.pdf |