Hardware Implementation Of Rc4a Stream Cipher Algorithm
The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting informat...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://psasir.upm.edu.my/id/eprint/5219/ http://psasir.upm.edu.my/id/eprint/5219/1/FK_2007_30.pdf |
| _version_ | 1848840037588795392 |
|---|---|
| author | Al Noman, Abdullah |
| author_facet | Al Noman, Abdullah |
| author_sort | Al Noman, Abdullah |
| building | UPM Institutional Repository |
| collection | Online Access |
| description | The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level secure communications.
Accordingly, in this research attempt is taken to develop a faster and reliable cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. Verilog Hardware Description Language (HDL) and top down design methodology has been used to design the hardware implemented in this thesis. For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock frequency of 33.33 MHz. The implementation is able to support variable key lengths from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation generates two output streams at a time, whereas others generate only one output stream. So, user may use any of keystream which increase the unpredictability of the key as well as security. |
| first_indexed | 2025-11-15T07:20:58Z |
| format | Thesis |
| id | upm-5219 |
| institution | Universiti Putra Malaysia |
| institution_category | Local University |
| language | English English |
| last_indexed | 2025-11-15T07:20:58Z |
| publishDate | 2007 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | upm-52192013-05-27T07:21:15Z http://psasir.upm.edu.my/id/eprint/5219/ Hardware Implementation Of Rc4a Stream Cipher Algorithm Al Noman, Abdullah The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level secure communications. Accordingly, in this research attempt is taken to develop a faster and reliable cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. Verilog Hardware Description Language (HDL) and top down design methodology has been used to design the hardware implemented in this thesis. For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock frequency of 33.33 MHz. The implementation is able to support variable key lengths from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation generates two output streams at a time, whereas others generate only one output stream. So, user may use any of keystream which increase the unpredictability of the key as well as security. 2007 Thesis NonPeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/5219/1/FK_2007_30.pdf Al Noman, Abdullah (2007) Hardware Implementation Of Rc4a Stream Cipher Algorithm. Masters thesis, Universiti Putra Malaysia. Hardware industry Algorithms English |
| spellingShingle | Hardware industry Algorithms Al Noman, Abdullah Hardware Implementation Of Rc4a Stream Cipher Algorithm |
| title | Hardware Implementation Of Rc4a Stream Cipher Algorithm |
| title_full | Hardware Implementation Of Rc4a Stream Cipher Algorithm |
| title_fullStr | Hardware Implementation Of Rc4a Stream Cipher Algorithm |
| title_full_unstemmed | Hardware Implementation Of Rc4a Stream Cipher Algorithm |
| title_short | Hardware Implementation Of Rc4a Stream Cipher Algorithm |
| title_sort | hardware implementation of rc4a stream cipher algorithm |
| topic | Hardware industry Algorithms |
| url | http://psasir.upm.edu.my/id/eprint/5219/ http://psasir.upm.edu.my/id/eprint/5219/1/FK_2007_30.pdf |