A survey of on-chip monitors

QR Code

A survey of on-chip monitors

Systems on Chips (SoCs) architecture complexity is result of integrating a large numbers of cores in a single chip. The approaches should address the systems particular challenges such as reliability, performance, and power constraints. Monitoring became a necessary part for testing, debugging...

Full description

Bibliographic Details
Main Authors:	Rahimipour, S., Rokhani, Fakhrul Zaman, Shafie, Suhaidi, El-Azhary, I., Flayyih, W.N.
Format:	Conference or Workshop Item
Published:	IEEE
Online Access:	http://psasir.upm.edu.my/id/eprint/39236/

Similar Items

Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015)

Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015)

Tolerating permanent faults in the input port of the network on chip router
by: Mohammed, Hala J., et al.
Published: (2019)

Reliability analysis of multibit error correcting coding and comparison to hamming product code for on-chip interconnect
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)

Lightweight hamming product code based multiple bit error correction coding scheme using shared resources for on chip interconnects
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)

Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
by: Flayyih, Wameedh Nazar, et al.
Published: (2016)

Crosstalk-aware multiple error detection scheme based on two-dimensional parities for energy efficient network on chip
by: Flayyih, Wameedh N., et al.
Published: (2014)

Multi-bit error control coding with limited correction for high-performance and energy- efficient network on chip
by: Flayyih, Wameedh N., et al.
Published: (2019)

Addressing fault tolerance in 4-PAM signaling by using block codes for on/off-chip communication
by: Forooshani, Arash Abtahi, et al.
Published: (2011)

Power - reliability tradeoff in low power 4-PAM signaling in on-chip communication
by: Forooshani, Arash Abtahi, et al.
Published: (2011)

Low-power, highly reliable dynamic thermal management by exploiting approximate computing
by: Rahimipour, Somayeh, et al.
Published: (2020)

Crosstalk-aware error control coding techniques for reliable and energy efficient network on chip
by: Flayyih, Wameedh Nazar
Published: (2014)

Interconnect area, delay and area-delay optimization for multi-level signaling on-chip bus
by: Mai, Yoong Ching, et al.
Published: (2010)

A process variation aware system-level framework to model on-chip communication system in support of fault tolerant analysis
by: Forooshani, Arash Abtahi, et al.
Published: (2009)

Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip
by: Zakaria, Fazrul Faiz, et al.
Published: (2016)

Development of automated standard cell library characterization (ASCLIC) for nanometer system-on-chip design
by: Hussin, Muhammad Syafiq Izzat, et al.
Published: (2017)

Improved undetected error probability model for JTEC and JTEC-SQED coding schemes
by: Flayyih, Wameedh Nazar, et al.
Published: (2013)

Wireless sensor network for structural health monitoring: a contemporary review of technologies, challenges, and future direction
by: Mohammed Abdulkarem, et al.
Published: (2019)

A survey of vehicle topcoat colour frequency and chemical profiling of paint chips for forensic comparison
by: Jamal@A Jalal, Siti Noriha
Published: (2020)

An RF energy harvester system using UHF micropower CMOS rectifier based on a diode connected CMOS transistor
by: Shokrani, Mohammad Reza, et al.
Published: (2014)

Area efficient test circuit for library standard cell qualification
by: Al-Frajat, Jaafar Khadair Kadam, et al.
Published: (2015)

Non-invasive application for domestic pipeline monitoring and corrosion detection
by: Chamran, Mohammad Kazem, et al.
Published: (2013)

Bus energy consumption for multilevel signals
by: Rokhani, Fakhrul Zaman, et al.
Published: (2010)

Mathematical modelling of wireless chip to chip communication within enclosures
by: Madenoor Ramapriya, Deepthee
Published: (2020)

The effect of latex particles at the edge of the microelectrode in lab on a chip system
by: K. M., Almadhagi, et al.
Published: (2018)

A framework for system dependability validation under the influence of intrinsic parameters fluctuation
by: Ahmed, Rabah Abood, et al.
Published: (2014)

Routing techniques in network-on-chip based multiprocessor-system-on-chip for IoT: a systematic review
by: Husin, Nor Azura, et al.
Published: (2024)

Incorporation of surface mount technology manufacturing (chip mountung) to LED Chip on Board
by: Amirnudin, Saiful Nizal
Published: (2019)

Sparking technological innovation through CASS educational entrepreneurship initiative
by: Friebe, Michael, et al.
Published: (2024)

Text-to-Braille Translator in a Chip
by: Zhang, Xuan, et al.
Published: (2006)

Text-to-Braille Translator in a Chip
by: Zhang, Xuan, et al.
Published: (2006)

Automatic Generation Controller in a Chip
by: Karnanto, Kukuh, et al.
Published: (2006)

Lab-on-a-chip for analysis of blood
by: Abdul bari, Hayder A.

High Frequency Signaling Analysis Of Inter-Chip Package Routing For Multi-Chip Package
by: Yong, Khang Choong
Published: (2013)

Computational Methods In Flip Chip Assembly.
by: Hj Abdul Azid, Assoc. Prof. Dr Ishak, et al.
Published: (2002)

Simulation On Chip Scale Packaging
by: Dorai Raj, Nanthakumar
Published: (2000)

Investigation of chip formation and minimum chip thickness in micro/meso milling: Methodology and design of experiment
by: Mohammad , Yeakub Ali, et al.
Published: (2011)

Impact of intrinsic parameter fluctuation on the fault tolerance of L1 data cache
by: Ahmed, Rabah Abood, et al.
Published: (2009)

Present Status and Challenges in Cloud Monitoring Framework: A Survey
by: Jaber, Aws Naser, et al.
Published: (2016)

Youtuber's banana trunk chips a hit
by: New Straits Times
Published: (2021)