Low power pipelined FFT processor architecture on FPGA

QR Code

Low power pipelined FFT processor architecture on FPGA

Fast Fourier Transform (FFT) processor is the hardware implementation for FFT algorithms for Discrete Fourier Transform (DFT) which compute any signal in time domain to frequency domain. This processor plays an important role in many applications such as digital video broadcasting, wireless sensor n...

Full description

Bibliographic Details
Main Authors:	Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Abdul Halim, Ili Shairah
Format:	Conference or Workshop Item
Language:	English
Published:	IEEE 2018
Online Access:	http://psasir.upm.edu.my/id/eprint/36555/ http://psasir.upm.edu.my/id/eprint/36555/1/Low%20power%20pipelined%20FFT%20processor%20architecture%20on%20FPGA.pdf

Similar Items

Pipelined fast Fourier transform (FFT) processor power optimization
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019)

Genetic algorithm optimization for coefficient of FFT processor
by: Pang, Jia Hong, et al.
Published: (2010)

Design of a reconfigurable FFT processor using multi-objective genetic algorithm
by: Pang, Jia Hong, et al.
Published: (2010)

Signal-to-noise ratio study on pipelined fast fourier transform processor
by: Hassan, Siti Lailatul, et al.
Published: (2018)

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
by: Pang, Wai Leong
Published: (2003)

An FPGA implementation and performance analysis between radix-2 and radix-4 of 4096 point FFT
by: Abbas, Zaid Ali, et al.
Published: (2018)

BinDCT Design and Implementation on FPGA with Low Power Architecture
by: Jabbar, Mohamad Hairol
Published: (2008)

Design of 6-Stage Pipeline Processor
by: Teng, Wen Jun
Published: (2021)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

The design of an FPGA-based processor with reconfigurable processor execution structure for internet of things (IoT) applications
by: Kiat, Wei Pau
Published: (2018)

Rapid single-chip secure processor prototyping on the Open SPARC FPGA platform
by: Szefer, J., et al.
Published: (2011)

Hybrid FFT-ADALINE algorithm with fast estimation of harmonics in power system
by: Goh, Zai Peng, et al.
Published: (2016)

The development of an exception scheme for 5-stage pipeline RISC processor
by: Goh, Jia Sheng
Published: (2019)

The Use of FFT Method in Geoid Modelling
by: Wan Mohd Akib , Wan Abdul Aziz
Published: (1996)

Design of a 7-Stage pipeline RISC processor (MEM STAGE)
by: Choo, Jia Zheng
Published: (2022)

Pre-FFT and post-FFT adaptive antenna array for OFDM transmission over cognitive radio network
by: Wan Mohd Zuferi , Wan Nadzlia Shazwanie, et al.
Published: (2012)

Power optimization in multi-processor system with frequency scaling and processor affinity
by: Wee, Adrian Siong Min
Published: (2010)

Range FFT for INDERA MX-2
by: Lestari, A. A., et al.
Published: (2009)

FPGA implementation of low complexity crest factor reduction in OFDM systems
by: Mohammady, Somayeh, et al.
Published: (2013)

Design of a linear motor-based magnetic levitation train prototype
by: Mohd Zaidi, Muhammad Syafiq, et al.
Published: (2024)

Optimization of Processor Architecture for Image Edge Detection Filter
by: M. Osman, Zahraa Elhassan, et al.
Published: (2010)

Toolchain development and queue system enhanced security coprocessor for FPGA-based internet of things (IoT) processor
by: See, Jin Chuan
Published: (2019)

DWT based FFT in practical OFDM systems
by: Lee , A.K., et al.
Published: (2007)

Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020)

Verification of Microprocessor without Interlocked Pipeline (MIPS) Processor using Self-Checking Testbench
by: Teng, Wen Jun
Published: (2023)

Software defined radio-based transceiver system on low power multi-processor system-on-chip for internet of things
by: Dareen, Kusuma Halim
Published: (2018)

Optimizing Resources of an FPGA-based Smart Camera Architecture
by: Azman, Amelia Wong, et al.
Published: (2007)

Architecture And Logic Design Of A Discrete Wavelet Transform Processor
by: Lim , Soon Chieh
Published: (2005)

An Architecture and Logic Design of a Discrete Wavelet Transform Processor
by: Lim, Soon Chieh
Published: (2005)

Implementation Results on Register Bypass Conditions of an n-Parallel Pipes Superscalar Pipeline Microprocessor Core on FPGA
by: Lee, Weng Fook, et al.
Published: (2007)

A pipelined multiplier-accumulator focusing on pipeline architecture / Norfadilah Khalil
by: Nor Fadilah, Khalil
Published: (2003)

Parallel-Pipelined-Memory (P2m) Of Blowfish Fpga-Based Radio System With Improved Power-Throughput For Secure Zigbee Transmission
by: Ahmad, Rafidah
Published: (2020)

Acoustic Strength of Green Turtle and Fish Based on FFT Analysis
by: Azrul, Mahfurdz, et al.
Published: (2013)

Synmon architecture for source-based SYN-flooding defense on network processor
by: Lim,, BP, et al.
Published: (2005)

Non-volatile FPGA architecture using resistive switching devices
by: Ho, Patrick W. C.
Published: (2017)

32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality
by: Chang, Boon Chiao
Published: (2015)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005)

A pipelined multiplier accumulator focusing on pipeline architecture / Laili Erni Hitam
by: Laili Erni, Hitam
Published: (2003)

Optimization of fast fourier transform processor using genetic algorithm on Raspberry Pi
by: Ghazi, Firas Faisal, et al.
Published: (2019)

Impulsive noise effects on DWT-OFDM versus FFT-OFDM
by: Abdullah, Khaizuran, et al.
Published: (2011)