Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
Nowadays most of the industrial technology in fabrication of transistors is based on the use of semiconductor junctions. Because of the laws of diffusion and the statistical nature of the distribution of the doping atoms in the semiconductor, the formation of ultra-shallow junctions with high doping...
| Main Author: | Larki, Farhad |
|---|---|
| Format: | Thesis |
| Published: |
2012
|
| Subjects: | |
| Online Access: | http://psasir.upm.edu.my/id/eprint/33674/ |
Similar Items
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
A simulation study of thickness effect in performance of double lateral gate junctionless transistors
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)
by: Larki, Farhad, et al.
Published: (2014)
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016)
by: Dehzangi, Arash, et al.
Published: (2016)
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
by: Dehzangi, Arash
Published: (2012)
by: Dehzangi, Arash
Published: (2012)
Hot Carrier Studies on Heterostructure Silicon Germanium P-Channel Metal Oxide Semiconductor Field Effect Transistor
by: Gan, Kenny Chye Siong
Published: (2004)
by: Gan, Kenny Chye Siong
Published: (2004)
Study the characteristic of p-type junction-less side gate silicon nanowire transistor fabricated by atomic force microscopy lithography
by: Dehzangi, Arash, et al.
Published: (2011)
by: Dehzangi, Arash, et al.
Published: (2011)
Inkjet printing of thin film transistors
by: Li, You
Published: (2021)
by: Li, You
Published: (2021)
Process Consolidation Of Boron Steam And Emitter Diffusion In Pnp Bipolar Transistor Fabrication
by: Abd.Wahab, Kader Ibrahim
Published: (2003)
by: Abd.Wahab, Kader Ibrahim
Published: (2003)
Numerical investigation of channel width variation in junctionless transistors performance
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
Brief: Fabrication Processes Of Silicon-On- Insulator And
Lateral Bipolar Transistors
by: S Hamad, Osama, et al.
Published: (2008)
by: S Hamad, Osama, et al.
Published: (2008)
Brief: fabrication processes of silicon-on-insulator and
Lateral bipolar transistors
by: S Hamad, Osama, et al.
Published: (2008)
by: S Hamad, Osama, et al.
Published: (2008)
A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
A new factor for fabrication technologies evaluation for silicon nanowire transistors.
by: yasir, Hashim, et al.
Published: (2020)
by: yasir, Hashim, et al.
Published: (2020)
Dependency of electrical characteristics on nano gap variation in pinch off lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)
by: Larki, Farhad, et al.
Published: (2014)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)
by: Naif, Yasir Hashim
Published: (2013)
Traditional Malay black ink: An analysis of its recipes and characteristics
by: Abdul Razak, Rajabi, et al.
Published: (2017)
by: Abdul Razak, Rajabi, et al.
Published: (2017)
Design of 200V n-type superjunction lateral insulated gate bipolar transistor on partial silicon on insulator
by: Kho, Elizabeth Ching Tee
Published: (2014)
by: Kho, Elizabeth Ching Tee
Published: (2014)
Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Direct cell imprint lithography in superconductive carbon black polymer composites: process optimization, characterization and in vitro toxicity analysis
by: Narayanamurthy, Vigneswaran, et al.
Published: (2020)
by: Narayanamurthy, Vigneswaran, et al.
Published: (2020)
Automated Lithographic Patterning Via Anodic Oxidation On Silicon Substrate
by: Jin, Gan Yeow
Published: (2010)
by: Jin, Gan Yeow
Published: (2010)
Etching Effect On The Formation Of Silicon Nanowire Transistor Patterned By AFM Lithography.
by: Abdullah, A. Makarimi, et al.
Published: (2010)
by: Abdullah, A. Makarimi, et al.
Published: (2010)
Numerical study of side gate junction-less transistor in on state
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
Silicon And Porous Silicon – Based Extended Gate Field Effect Transistor For pH And Cations Sensor
by: Kabaa, Emad Adnan Said
Published: (2018)
by: Kabaa, Emad Adnan Said
Published: (2018)
Design and fabrication of silicon nanowire based sensor
by: Abd Rahman, Siti Fatimah, et al.
Published: (2013)
by: Abd Rahman, Siti Fatimah, et al.
Published: (2013)
Optimization Of Potassium Hydroxide (Koh) Etching On The Fabrication Of P-Type Silicon Nanowire Transistor Patterned By Atomic Force Microscopy Lithography
by: Abdullah, Ahmad Makarimi
Published: (2012)
by: Abdullah, Ahmad Makarimi
Published: (2012)
Optimization Of Potassium Hydroxide (KOH) Etching On The Fabrication Of P-Type Silicon Nanowire Transistor Patterned By Atomic Force Microscopy Lithography
by: Abdullah, Ahmad Makarimi
Published: (2012)
by: Abdullah, Ahmad Makarimi
Published: (2012)
Effect of TMAH etching duration on the formation of silicon nanowire transistor patterned by AFM nanolithography
by: Sabar Hutagalung, D., et al.
Published: (2012)
by: Sabar Hutagalung, D., et al.
Published: (2012)
Development of microweir structure by lithographic fabrication process for malaria cell separation
by: Sivaraj, Lalitha
Published: (2016)
by: Sivaraj, Lalitha
Published: (2016)
Nonlinear identification of steam distillation pilot plant / Haslizamri Md Shariff
by: Md Shariff, Haslizamri
Published: (2015)
by: Md Shariff, Haslizamri
Published: (2015)
In vitro degradation and mechanical properties of PLA-PCL copolymer unit cell scaffolds generated by two-photon polymerization
by: Felfel, R.M., et al.
Published: (2016)
by: Felfel, R.M., et al.
Published: (2016)
Silicon carbide (SiC) insulated gate bipolar transistors (IGBTs) for high voltage applications
by: Almpanis, Ioannis
Published: (2024)
by: Almpanis, Ioannis
Published: (2024)
Simulation, fabrication and characterization of NMOS transistor
by: Rifai, Damhuji
Published: (2006)
by: Rifai, Damhuji
Published: (2006)
Simulation, fabrication and characterization of NMOS transistor
by: Rifai, Damhuji
Published: (2006)
by: Rifai, Damhuji
Published: (2006)
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)
by: Hashim, Yasir
Published: (2018)
Similar Items
-
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013) -
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013) -
A simulation study of thickness effect in performance of double lateral gate junctionless transistors
by: Larki, Farhad, et al.
Published: (2013) -
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)