Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
Departing from microelectronic to nanoelectronics, nowadays, is one of the promising and crucial areas in the field of nanotechnology. Relevant difficulties emerge from this scaling down electronic device to nanometres dimension are the fabricating process of nanostructures and understanding the tr...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2012
|
| Subjects: | |
| Online Access: | http://psasir.upm.edu.my/id/eprint/32638/ http://psasir.upm.edu.my/id/eprint/32638/1/FS%202012%2027R.pdf |
| _version_ | 1848847259416920064 |
|---|---|
| author | Dehzangi, Arash |
| author_facet | Dehzangi, Arash |
| author_sort | Dehzangi, Arash |
| building | UPM Institutional Repository |
| collection | Online Access |
| description | Departing from microelectronic to nanoelectronics, nowadays, is one of the promising and crucial areas in the field of nanotechnology. Relevant difficulties emerge from
this scaling down electronic device to nanometres dimension are the fabricating process of nanostructures and understanding the transport mechanism. Scanning
tunneling microscope (STM) and atomic force microscope (AFM) commonly used for measuring surface properties of materials at atomic precision, could be manipulated to fabricating nanoscale electronic devices. In this work, AFM
nanolithography via local anodic oxidation (LAO) process was used to fabricate side gate Junctionless Silicon Nanowire Transistors (JLSNWTs). Single element of lightly doped (1015cm-3) p-type (100) silicon-on-insulator (SOI)
wafer was used to construct the new JLSNWT consisting common transistor components, the source, the drain, and the gate. The novelty for this device is the nanowire, a channel connecting the source and the drain in a single piece without an ohmic contact. Using AFM nanolithography method the nanowire of length 200 nm, width 100 nm, and thickness 90 nm has successfully constructed. To fabricate
JLSNWT, a SOI wafer was cut into a chip of 1 cm x 1 cm size, before undergoing cleaning process to remove ionic, heavy metallic or organic contamination desorption. Hydrogen fluoride in 2% water was treated to the wafer surface for 1 minute to replace the Si–O bonds by low energy Si–H bonds and unreceptive the top Si layer to avoid contaminant and native oxide. The lithographic area on SOI for the construction of JLSNWT was about 15 μm x 15 μm and the fabrication process was observed throughout using an optical microscope with the magnification of 100X attached to CCD camera monitor. The anodization of the Si–H surface was performed under negatively biased to the AFM conductive Cr/Pt tip to draw pre-designed nanoscale oxide pattern of the transistor structure. The lithographic area was
chemically etching with diluted KOH and isopropanol to remove Si layer outside the pattern and later with diluted hydrogen fluoride to remove oxide (SiO2) on the pattern
and finally leaving p-type Si layer on the pattern of JLSNWT. Two JLSNWTs were fabricated and investigated the performance, each having the gap of 75 and 100 nm
respectively, between the gate and the channel. |
| first_indexed | 2025-11-15T09:15:46Z |
| format | Thesis |
| id | upm-32638 |
| institution | Universiti Putra Malaysia |
| institution_category | Local University |
| language | English |
| last_indexed | 2025-11-15T09:15:46Z |
| publishDate | 2012 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | upm-326382015-01-09T08:26:22Z http://psasir.upm.edu.my/id/eprint/32638/ Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography Dehzangi, Arash Departing from microelectronic to nanoelectronics, nowadays, is one of the promising and crucial areas in the field of nanotechnology. Relevant difficulties emerge from this scaling down electronic device to nanometres dimension are the fabricating process of nanostructures and understanding the transport mechanism. Scanning tunneling microscope (STM) and atomic force microscope (AFM) commonly used for measuring surface properties of materials at atomic precision, could be manipulated to fabricating nanoscale electronic devices. In this work, AFM nanolithography via local anodic oxidation (LAO) process was used to fabricate side gate Junctionless Silicon Nanowire Transistors (JLSNWTs). Single element of lightly doped (1015cm-3) p-type (100) silicon-on-insulator (SOI) wafer was used to construct the new JLSNWT consisting common transistor components, the source, the drain, and the gate. The novelty for this device is the nanowire, a channel connecting the source and the drain in a single piece without an ohmic contact. Using AFM nanolithography method the nanowire of length 200 nm, width 100 nm, and thickness 90 nm has successfully constructed. To fabricate JLSNWT, a SOI wafer was cut into a chip of 1 cm x 1 cm size, before undergoing cleaning process to remove ionic, heavy metallic or organic contamination desorption. Hydrogen fluoride in 2% water was treated to the wafer surface for 1 minute to replace the Si–O bonds by low energy Si–H bonds and unreceptive the top Si layer to avoid contaminant and native oxide. The lithographic area on SOI for the construction of JLSNWT was about 15 μm x 15 μm and the fabrication process was observed throughout using an optical microscope with the magnification of 100X attached to CCD camera monitor. The anodization of the Si–H surface was performed under negatively biased to the AFM conductive Cr/Pt tip to draw pre-designed nanoscale oxide pattern of the transistor structure. The lithographic area was chemically etching with diluted KOH and isopropanol to remove Si layer outside the pattern and later with diluted hydrogen fluoride to remove oxide (SiO2) on the pattern and finally leaving p-type Si layer on the pattern of JLSNWT. Two JLSNWTs were fabricated and investigated the performance, each having the gap of 75 and 100 nm respectively, between the gate and the channel. 2012-06 Thesis NonPeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/32638/1/FS%202012%2027R.pdf Dehzangi, Arash (2012) Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography. PhD thesis, Universiti Putra Malaysia. Silicon Nanowires Atomic force microscopy |
| spellingShingle | Silicon Nanowires Atomic force microscopy Dehzangi, Arash Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| title | Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| title_full | Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| title_fullStr | Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| title_full_unstemmed | Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| title_short | Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| title_sort | fabrication and simulation of p-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography |
| topic | Silicon Nanowires Atomic force microscopy |
| url | http://psasir.upm.edu.my/id/eprint/32638/ http://psasir.upm.edu.my/id/eprint/32638/1/FS%202012%2027R.pdf |