Design of an Ultra High Speed AES Processor for Next Generation IT Security.
The Advanced Encryption Standard (AES) has added new dimension to cryptography with its potentials of safeguarding the IT systems. This paper presents the design of an ultra high speed AES processor to generate cryptographically secured information at a rate of multi-ten Gbps. The proposed design ad...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English English |
| Published: |
2011
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/23318/ http://psasir.upm.edu.my/id/eprint/23318/1/Design%20of%20an%20Ultra%20High%20Speed%20AES%20Processor%20for%20Next%20Generation%20IT%20Security.pdf |
| _version_ | 1848844724611317760 |
|---|---|
| author | Aris, Ishak Ali, Liakot Hossain, Fakri Sharif Roy, Niranjan |
| author_facet | Aris, Ishak Ali, Liakot Hossain, Fakri Sharif Roy, Niranjan |
| author_sort | Aris, Ishak |
| building | UPM Institutional Repository |
| collection | Online Access |
| description | The Advanced Encryption Standard (AES) has added new dimension to cryptography with its potentials of safeguarding the IT systems. This paper presents the design of an ultra high speed AES processor to generate cryptographically secured information at a rate of multi-ten Gbps. The proposed design addresses the next generation IT security requirements: the resistance against all crypto-analytical attacks and high speed with low latency. This work optimizes AES algorithm to eliminate algebraic operations from the datapath, which contributes to achieve ultra high speed and to reduce the latency. The AES processor is designed using Verilog HDL and then simulated using FPGA platform. The performance of the processor is compared with that of other researchers in terms of speed and latency, which shows its superiority over them. The soft core can be reused to convert it to ASIC to achieve much better performance. |
| first_indexed | 2025-11-15T08:35:28Z |
| format | Article |
| id | upm-23318 |
| institution | Universiti Putra Malaysia |
| institution_category | Local University |
| language | English English |
| last_indexed | 2025-11-15T08:35:28Z |
| publishDate | 2011 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | upm-233182015-10-08T01:37:49Z http://psasir.upm.edu.my/id/eprint/23318/ Design of an Ultra High Speed AES Processor for Next Generation IT Security. Aris, Ishak Ali, Liakot Hossain, Fakri Sharif Roy, Niranjan The Advanced Encryption Standard (AES) has added new dimension to cryptography with its potentials of safeguarding the IT systems. This paper presents the design of an ultra high speed AES processor to generate cryptographically secured information at a rate of multi-ten Gbps. The proposed design addresses the next generation IT security requirements: the resistance against all crypto-analytical attacks and high speed with low latency. This work optimizes AES algorithm to eliminate algebraic operations from the datapath, which contributes to achieve ultra high speed and to reduce the latency. The AES processor is designed using Verilog HDL and then simulated using FPGA platform. The performance of the processor is compared with that of other researchers in terms of speed and latency, which shows its superiority over them. The soft core can be reused to convert it to ASIC to achieve much better performance. 2011 Article PeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/23318/1/Design%20of%20an%20Ultra%20High%20Speed%20AES%20Processor%20for%20Next%20Generation%20IT%20Security.pdf Aris, Ishak and Ali, Liakot and Hossain, Fakri Sharif and Roy, Niranjan (2011) Design of an Ultra High Speed AES Processor for Next Generation IT Security. International Journal of Computer and Electrical Engineering, 37 (6). pp. 1160-1170. ISSN 0045-7906 10.1016/j.compeleceng.2011.06.003 English |
| spellingShingle | Aris, Ishak Ali, Liakot Hossain, Fakri Sharif Roy, Niranjan Design of an Ultra High Speed AES Processor for Next Generation IT Security. |
| title | Design of an Ultra High Speed AES Processor for Next Generation IT Security. |
| title_full | Design of an Ultra High Speed AES Processor for Next Generation IT Security. |
| title_fullStr | Design of an Ultra High Speed AES Processor for Next Generation IT Security. |
| title_full_unstemmed | Design of an Ultra High Speed AES Processor for Next Generation IT Security. |
| title_short | Design of an Ultra High Speed AES Processor for Next Generation IT Security. |
| title_sort | design of an ultra high speed aes processor for next generation it security. |
| url | http://psasir.upm.edu.my/id/eprint/23318/ http://psasir.upm.edu.my/id/eprint/23318/ http://psasir.upm.edu.my/id/eprint/23318/1/Design%20of%20an%20Ultra%20High%20Speed%20AES%20Processor%20for%20Next%20Generation%20IT%20Security.pdf |