Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption

QR Code

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption

Microprocessors are widely used in various applications. One of the application is in the area of data security where data are encrypted and decrypted before and after transfer via communication channel. The microprocessor design can be categorized into two types, which are synchronous and asynch...

Full description

Bibliographic Details
Main Author:	Pang, Wai Leong
Format:	Thesis
Language:	English English
Published:	2003
Subjects:	Microprocessor Asynchronous transfer mode
Online Access:	http://psasir.upm.edu.my/id/eprint/12210/ http://psasir.upm.edu.my/id/eprint/12210/1/FK_2003_48.pdf

Similar Items

Design of Asynchronous Processor
by: Puah, Wei Boo
Published: (2001)

Cell Utilization Efficiency of Internet Protocol Traffic over Asynchronous Transfer Mode Networks
by: S., Janakiraman
Published: (1996)

Evaluation Of Voice Trunking Performance Using AA2 Over ATM Networks
by: S. Kenshil, Salih Mohamed
Published: (2000)

Lossless statistical data service over Asynchronous Transfer Mode
by: van Luinen, Steven M.
Published: (1999)

Dynamic Channel Allocation for Wireless ATM
by: Fei, Wang Li
Published: (2000)

Hybrid histogram and neural based call admission control for VBR video traffic.
by: Khalil, Ibrahim, et al.

Towards a new model for information warfare / Abdulrahman R. Alazmi
by: R. Alazmi, Abdulrahman
Published: (2014)

The Design of an Asynchronous RISC Processor
by: Pee, Yao Hong
Published: (2021)

Priority Control in ATM Network for Multimedia Services
by: Ahmed, Sohail
Published: (1995)

32-bit 5-stage RISC pipeline processor with 2-Bit dynamic branch prediction functionality
by: Chang, Boon Chiao
Published: (2015)

Performance evaluation of a 3-priority based Mixed Priority Queueing (MPQ) policy with application to input and output queueing ATM switch
by: Mohd Ali, Borhanuddin, et al.

Reliability modeling of dynamic thermal management in multicore processor
by: Pour, Somayeh Rahimi
Published: (2018)

The development of an exception scheme for 5-stage pipeline RISC processor
by: Goh, Jia Sheng
Published: (2019)

Design of a 7-Stage pipeline RISC processor (MEM STAGE)
by: Choo, Jia Zheng
Published: (2022)

The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor
by: Ho, Ming Cheng
Published: (2013)

Protection of Short Transmission Lines Using Microprocessor-Based Distance Relay
by: Mohammed Ali, Hussain Fadhil
Published: (2004)

Aspects of microprocessor applications in data acquisition and control instrumentation.
by: Bidin, Abdul Rahman
Published: (1983)

Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022)

Low power pipelined FFT processor architecture on FPGA
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2018)

Traffic Control in a Synchronous Transfer Mode Networks
by: Khalil, Ibrahim
Published: (1995)

RISC Design: Synthesis Of The MIPS Processor Core
by: Yew, Teong Guan
Published: (2003)

Developing extended ISA on RISC based processor
by: Lee, Ang
Published: (2023)

Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020)

Design Of An 8 Bit Receiver Based On FPGA
by: Mohammad, Haidzir
Published: (2006)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration
by: Goh, Dih Jiann
Published: (2015)

Encryption using FPGA
by: Nor Robaini, Ibrahim
Published: (2008)

Clock domain crossing design for 5-Stage Pipeline RISC32
by: Leong, Kar Yong
Published: (2022)

MiniMIPS: An 8-Bit MIPS in an FPGA for Educational Purposes
by: Ortega-Sanchez, Cesar
Published: (2011)

Analysis of FPGA design methods using AN 8 BIT ALU
by: Mohd Zin, Rosnah
Published: (2005)

Development of asynchronous serial data comparator using fpga
by: Arwena, Abdullah
Published: (2006)

Peranti Masukan Dan Keluaran 8 Bit Dengan Menggunakan FPGA
by: Abd Razak, Mohd Pasha
Published: (2006)

The development of an RTOS for the 5-Stage pipeline RISC32 microprocessor
by: Er, Pei Qing
Published: (2022)

Front end design (logic synthesis) of Risc-V processor using design compiler
by: Koay, Yenn Nee
Published: (2023)

Design of an ADC controller for 5-stage pipeline RISC32 microprocessor.
by: Tan, Yan kai
Published: (2022)

Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)

Back End Design (Automatic Place and Route) of RISC-V Processor using IC Compiler
by: Loh, Jing En
Published: (2023)

Implementation Of FPGA Based Encryption Chip Using VHD - Data Encryption Standard (DES) Algorithm
by: Lim, Mui Liang
Published: (2006)

Design of 6-Stage Pipeline Processor
by: Teng, Wen Jun
Published: (2021)

International Businesses entry modes in China
by: Cai, Zhanyuan
Published: (2006)