Double adjacent error correction codes for ultra-fast cache memories
Error correction codes are commonly used to protect cache memories from soft errors. As technology feature size scales deeper into sub-nanometer regime, radiation-induced soft error can causes double adjacent error (DAE). Several double adjacent error correction (DAEC) codes have been introduced to...
| Main Authors: | Abood Ahmed, Rabah, Samsudin, Khairulmizam |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Institute of Electrical and Electronics Engineers
2025
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/115433/ http://psasir.upm.edu.my/id/eprint/115433/1/115433.pdf |
Similar Items
Impact of intrinsic parameter fluctuation on the fault tolerance of L1 data cache
by: Ahmed, Rabah Abood, et al.
Published: (2009)
by: Ahmed, Rabah Abood, et al.
Published: (2009)
Fault tolerance of L1 data cache memory induced by intrinsic parameters fluctuation in sub 10nm UTB-SOI MOSFETs
by: Ahmed, Rabah Abood
Published: (2013)
by: Ahmed, Rabah Abood
Published: (2013)
Network Coding Techniques Using Novel
Fast 2-Bit Error Correction Codes For
Wireless Communications
by: Mohd Salleh, Mohd Fadzli, et al.
Published: (2015)
by: Mohd Salleh, Mohd Fadzli, et al.
Published: (2015)
Multi-bit error control coding with limited correction for high-performance and energy- efficient network on chip
by: Flayyih, Wameedh N., et al.
Published: (2019)
by: Flayyih, Wameedh N., et al.
Published: (2019)
Turbo codes: an error correction technique for 4G
by: Masud , Mosharrof Hussain, et al.
Published: (2011)
by: Masud , Mosharrof Hussain, et al.
Published: (2011)
Fast-Fourier-based error propagation for the gravimetric terrain correction
by: McCubbine, Jack, et al.
Published: (2017)
by: McCubbine, Jack, et al.
Published: (2017)
An efficient cache replacement algorithm for minimizing the error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2017)
Efficient cache replacement policy for minimising error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
by: Olanrewaju, Rashidah Funke, et al.
Published: (2018)
Reliability analysis of multibit error correcting coding and comparison to hamming product code for on-chip interconnect
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)
A framework for system dependability validation under the influence of intrinsic parameters fluctuation
by: Ahmed, Rabah Abood, et al.
Published: (2014)
by: Ahmed, Rabah Abood, et al.
Published: (2014)
A fast forward error correction allocation algorithm for unequal error protection of video transmission over wireless channels
by: Chang, Yoong, et al.
Published: (2008)
by: Chang, Yoong, et al.
Published: (2008)
Robust Watermarking Scheme Using Chinese Remainder Theorem-Based Error Correcting Codes
by: Goh, Vik Tor
Published: (2005)
by: Goh, Vik Tor
Published: (2005)
A reviewing approach to analyze the advancements of error detection and correction codes in channel coding with emphasis on lpwan and iot systems
by: Ali, Muhammad Moazzam, et al.
Published: (2023)
by: Ali, Muhammad Moazzam, et al.
Published: (2023)
Lightweight hamming product code based multiple bit error correction coding scheme using shared resources for on chip interconnects
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)
Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM
by: Ching, Li-Lynn
Published: (2013)
by: Ching, Li-Lynn
Published: (2013)
Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
by: Flayyih, Wameedh Nazar, et al.
Published: (2016)
by: Flayyih, Wameedh Nazar, et al.
Published: (2016)
Improved undetected error probability model for JTEC and JTEC-SQED coding schemes
by: Flayyih, Wameedh Nazar, et al.
Published: (2013)
by: Flayyih, Wameedh Nazar, et al.
Published: (2013)
Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
by: Pour, Somayeh Rahimi
Published: (2011)
by: Pour, Somayeh Rahimi
Published: (2011)
Convolution encoder for forward error correction
by: Ahmad Termizi, Mohd Azmi
Published: (2010)
by: Ahmad Termizi, Mohd Azmi
Published: (2010)
Reused Frequency-Based Replacement Policy With Program Counter Predictor On Various Memory Access Types For Last Level Cache Memory
by: Yee, Ming Chung
Published: (2019)
by: Yee, Ming Chung
Published: (2019)
An error or not an error? ESL students' identification and correction of errors / Sheema Liza Idris and Kamisah Ariffin
by: Idris, Sheema Liza, et al.
Published: (2007)
by: Idris, Sheema Liza, et al.
Published: (2007)
An error or not an error? : ESL students’ identification and correction of errors / Sheema Liza Idris and Kamisah Ariffin
by: Idris, Sheema Liza, et al.
Published: (2007)
by: Idris, Sheema Liza, et al.
Published: (2007)
An error or not an error?: ESL students’ identification and correction of errors / Sheema Liza Idris and Kamisah Ariffin
by: Idris, Sheema Liza, et al.
Published: (2007)
by: Idris, Sheema Liza, et al.
Published: (2007)
Linear Vector Error Correction Model Versus
Markov Switching Vector Error Correction
Model To Investigate Stock Market Behaviour
by: Seuk , Wai Phoong, et al.
Published: (2014)
by: Seuk , Wai Phoong, et al.
Published: (2014)
Rough web caching
by: Sulaiman, Sarina, et al.
Published: (2009)
by: Sulaiman, Sarina, et al.
Published: (2009)
Improved Distributed Wyner-Ziv Video Coding Based On Reed Solomon Error Correction Scheme And Frame Estimation For Wireless Transmission
by: Chiam, Kin Honn
Published: (2015)
by: Chiam, Kin Honn
Published: (2015)
Error Correction and Students' Perceptions on Teacher Written Feedback
by: Md Nordin, Shahrina, et al.
Published: (2010)
by: Md Nordin, Shahrina, et al.
Published: (2010)
Errors and oral corrective feedback in University English Classes
by: Ting, Su Hie, et al.
Published: (2011)
by: Ting, Su Hie, et al.
Published: (2011)
Methods for performing error correction and a system thereof.
by: Mokhtar, Makhfudzah, et al.
Published: (2011)
by: Mokhtar, Makhfudzah, et al.
Published: (2011)
Permanent and transitory shocks in the presence of asymmetric error correction
by: Chan, Felix, et al.
Published: (2015)
by: Chan, Felix, et al.
Published: (2015)
Compiling concurrency correctly: verifying software transactional memory
by: Hu, Liyang
Published: (2013)
by: Hu, Liyang
Published: (2013)
Implications of caching for JXTA peers
by: Rozlina, Mohamed
Published: (2014)
by: Rozlina, Mohamed
Published: (2014)
Optimizing of ANFIS for estimating INS error during GPS outages.
by: Hasan, Ahmed Mudheher, et al.
Published: (2011)
by: Hasan, Ahmed Mudheher, et al.
Published: (2011)
Prospects for detecting ultra-high-energy particles with FAST
by: James, Clancy, et al.
Published: (2016)
by: James, Clancy, et al.
Published: (2016)
The effect of error correction on ESL student writing / Jean Jihel
by: Jihel, Jean
Published: (2014)
by: Jihel, Jean
Published: (2014)
Necking in the tensile test. Correction formulae and related error estimation
by: Gromada, M., et al.
Published: (2007)
by: Gromada, M., et al.
Published: (2007)
Error Resilient Transmission Of Video Over Ultra Wideband Channels
by: Sim , Gek Hong
Published: (2011)
by: Sim , Gek Hong
Published: (2011)
Collaborative caching priority for processing requests in MANETs
by: Elfaki, Mohamed Ahmed, et al.
Published: (2014)
by: Elfaki, Mohamed Ahmed, et al.
Published: (2014)
Task errors drive memories that improve sensorimotor adaptation
by: Leow, L.A., et al.
Published: (2020)
by: Leow, L.A., et al.
Published: (2020)
Similar Items
-
Impact of intrinsic parameter fluctuation on the fault tolerance of L1 data cache
by: Ahmed, Rabah Abood, et al.
Published: (2009) -
Fault tolerance of L1 data cache memory induced by intrinsic parameters fluctuation in sub 10nm UTB-SOI MOSFETs
by: Ahmed, Rabah Abood
Published: (2013) -
Network Coding Techniques Using Novel
Fast 2-Bit Error Correction Codes For
Wireless Communications
by: Mohd Salleh, Mohd Fadzli, et al.
Published: (2015) -
Multi-bit error control coding with limited correction for high-performance and energy- efficient network on chip
by: Flayyih, Wameedh N., et al.
Published: (2019) -
Turbo codes: an error correction technique for 4G
by: Masud , Mosharrof Hussain, et al.
Published: (2011)