Design of Asynchronous Processor
There has been a resurgence of interest in asynchronous design recently. The renewed interest in asynchronous design results from its potential to address the problem faced by the synchronous design methodology. In asynchronous methodology, there is no global clock controlling the synchronization o...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English English |
| Published: |
2001
|
| Subjects: | |
| Online Access: | http://psasir.upm.edu.my/id/eprint/11176/ http://psasir.upm.edu.my/id/eprint/11176/1/FK_2001_60.pdf |
| _version_ | 1848841576028045312 |
|---|---|
| author | Puah, Wei Boo |
| author_facet | Puah, Wei Boo |
| author_sort | Puah, Wei Boo |
| building | UPM Institutional Repository |
| collection | Online Access |
| description | There has been a resurgence of interest in asynchronous design recently. The renewed interest in asynchronous design results from its potential to address the problem faced by the synchronous design methodology. In asynchronous
methodology, there is no global clock controlling the synchronization of a circuit; instead, the data communication between each functional unit is completed through local request-acknowledge handshake protocol. The growth in demand of high performance portable systems has accelerated asynchronous logic design technique which can offers better performance and lower power consumption especially in the development of the asynchronous processor for mobile and portable application. In this thesis, the design and verification of an 8-bit asynchronous pipelined
processor is presented. The developed asynchronous processor is based on Harvard architecture and uses Reduced Instruction Set Computer (RISC) instruction set architecture. 24 instructions are supported by the processor including register, memory, branch and jump operations. The processor has three-stage pipelining i.e.
fetch, decode and execution pipeline. Micropipelines framework with 2-phase signalling protocol and bundled-data approach is employed in designing complex and powerful asynchronous control circuits for the processor. Very High Speed Integrated Circuit Hardware Description Language (VHDL) is used to design and construct all parts of the asynchronous processor. Simulation, synthesis and verification of the processor are carried out using MAX +PLUS II software. The simulation results have demonstrated that the developed 8-bit asynchronous RISC processor is working correctly using current Field Programmable Gate Array (FPGA) technology. This processor employed 903 logic cells and has 6144 memory bits for instruction and data memory. Each of the processor subsystem can operates at different cycle time, thus enable an asynchronous processor achieving 11.95MHz average speed performance. |
| first_indexed | 2025-11-15T07:45:26Z |
| format | Thesis |
| id | upm-11176 |
| institution | Universiti Putra Malaysia |
| institution_category | Local University |
| language | English English |
| last_indexed | 2025-11-15T07:45:26Z |
| publishDate | 2001 |
| recordtype | eprints |
| repository_type | Digital Repository |
| spelling | upm-111762024-05-31T00:53:04Z http://psasir.upm.edu.my/id/eprint/11176/ Design of Asynchronous Processor Puah, Wei Boo There has been a resurgence of interest in asynchronous design recently. The renewed interest in asynchronous design results from its potential to address the problem faced by the synchronous design methodology. In asynchronous methodology, there is no global clock controlling the synchronization of a circuit; instead, the data communication between each functional unit is completed through local request-acknowledge handshake protocol. The growth in demand of high performance portable systems has accelerated asynchronous logic design technique which can offers better performance and lower power consumption especially in the development of the asynchronous processor for mobile and portable application. In this thesis, the design and verification of an 8-bit asynchronous pipelined processor is presented. The developed asynchronous processor is based on Harvard architecture and uses Reduced Instruction Set Computer (RISC) instruction set architecture. 24 instructions are supported by the processor including register, memory, branch and jump operations. The processor has three-stage pipelining i.e. fetch, decode and execution pipeline. Micropipelines framework with 2-phase signalling protocol and bundled-data approach is employed in designing complex and powerful asynchronous control circuits for the processor. Very High Speed Integrated Circuit Hardware Description Language (VHDL) is used to design and construct all parts of the asynchronous processor. Simulation, synthesis and verification of the processor are carried out using MAX +PLUS II software. The simulation results have demonstrated that the developed 8-bit asynchronous RISC processor is working correctly using current Field Programmable Gate Array (FPGA) technology. This processor employed 903 logic cells and has 6144 memory bits for instruction and data memory. Each of the processor subsystem can operates at different cycle time, thus enable an asynchronous processor achieving 11.95MHz average speed performance. 2001-07 Thesis NonPeerReviewed text en http://psasir.upm.edu.my/id/eprint/11176/1/FK_2001_60.pdf Puah, Wei Boo (2001) Design of Asynchronous Processor. Masters thesis, Universiti Putra Malaysia. Asynchronous transfer mode English |
| spellingShingle | Asynchronous transfer mode Puah, Wei Boo Design of Asynchronous Processor |
| title | Design of Asynchronous Processor |
| title_full | Design of Asynchronous Processor |
| title_fullStr | Design of Asynchronous Processor |
| title_full_unstemmed | Design of Asynchronous Processor |
| title_short | Design of Asynchronous Processor |
| title_sort | design of asynchronous processor |
| topic | Asynchronous transfer mode |
| url | http://psasir.upm.edu.my/id/eprint/11176/ http://psasir.upm.edu.my/id/eprint/11176/1/FK_2001_60.pdf |