An 16-bit fixed-point square root operation using VHDL

QR Code

An 16-bit fixed-point square root operation using VHDL

Digital design is a part of human life nowadays; we cannot deny its existence in our life. The simple example would be our computer. Behind its functionality in doing its jobs and task, there is a complex design of digital system that play the role part of executing the operation so that our compute...

Full description

Bibliographic Details
Main Author:	Ahmad Juzaili, Alias
Format:	Undergraduates Project Papers
Language:	English
Published:	2008
Subjects:	QA Mathematics
Online Access:	http://umpir.ump.edu.my/id/eprint/335/ http://umpir.ump.edu.my/id/eprint/335/1/35.An%2016-bit%20fixed-point%20square%20root%20operation%20using%20VHDL.pdf

Similar Items

16 bits x 16 bits booth multiplier using VHDL
by: Muhammad Syafiq, Norashid
Published: (2008)

On uniqueness of fixed points of positive quadratic stochastic operators
by: Saburov, Mansoor
Published: (2015)

Quadratic stochastic operators having three fixed points
by: Saburov, Mansoor, et al.
Published: (2015)

On quadratic stochastic operators having three fixed points
by: Saburov, Mansoor, et al.
Published: (2016)

Development of VHDL model for fixed-point discrete wavelet transform
by: Ahsan, Md. Rezwanul, et al.
Published: (2012)

VHDL modelling of fixed-point DWT for the purpose of EMG signal denoising
by: Ahsan, Md. Rezwanul, et al.
Published: (2011)

On square root function over Qp and its application
by: Saburov, Mansoor, et al.
Published: (2017)

VHDL Modeling Of Fetal QRS Complex Detection Algorithm
by: Tan, Hung Khoon
Published: (2004)

Design Of 8 Bits Parallel To-Serial Converter For Baseband Using VHDL
by: Abdullah Zawawi, Ruhaifi
Published: (2006)

Investigation of stability of fixed points of nonlinear discrete dynamical systems
by: Mohd Halid, Nor Halimatun, et al.
Published: (2011)

A VHDL implementation of BIST technique in UART design / by Mohd. Yamani Idna bin Idris.
by: Idris, Mohd. Yamani Idna
Published: (2002)

An improved digital watermarking algorithm using combination of least significant bit (LSB) and inverse bit
by: Abdullah Bamatraf, Abdullah Omar
Published: (2012)

Fixed point methods for computing a Z-eigenpair of general square tensors
by: Liu, L., et al.
Published: (2016)

Magic Squares with Additional Properties
by: Ng, Audrey Cher Di
Published: (2017)

A fingerprint matching algorithm using bit-plane extraction method with phase-only correlation
by: Florence, Francis-Lothai, et al.
Published: (2017)

A goal programming approach for the problems analyzed using the method of least squares
by: Ahmad, Maizah Hura
Published: (2004)

Pendarab titik apungan 32bit bertalian paip / Noorzaily Mohamed Noor
by: Mohamed Noor, Noorzaily
Published: (2000)

Adaptive minimum error least significant bit replacement method for steganography using JPG/JPEG and PNG files
by: Wamiliana, Wamiliana, et al.
Published: (2015)

A 2x2 bit multiplier using hybrid 13 t full adder with vedic mathematics method
by: Lee, Shing Jie, et al.
Published: (2018)

VHDL Modeling Of Speech Recognition Using Neural Network
by: Teoh, Kung Yu
Published: (2005)

VHDL modelling of the open short tester
by: Pang, Wai Leong, et al.
Published: (2007)

VHDL modelling of the open short tester
by: Pang, W. L., et al.
Published: (2007)

Estimation of vinyl acetate monomer concentration using neural network & partial least square
by: Mohamad Zafarudin, Mohamad
Published: (2008)

Estimation system using function point
by: Himala, Dewi Jaganathan
Published: (2013)

VHDL description for IP Engine / Zeliall Bathich
by: Zeliall, Bathich
Published: (2000)

Comparing least-squares and goal programming estimates of linear regression parameter.
by: Ahmad, Maizah Hura, et al.
Published: (2005)

Strong convergence of a km iterative algorithm for computing a split common fixed-point of quasi-nonexpansive operators
by: Dang, Y., et al.
Published: (2021)

Functional Scattered DataG1 Interpolation With Sum Of Squares Of Principal Curvatures.
by: Saaban, A., et al.
Published: (2005)

On connected sub-tree with fixed nodes in Cayley tree of Order 2
by: Mukhamedov, Farrukh, et al.
Published: (2017)

On connected sub-tree of Cayley tree of order 2 with fixed nodes
by: Mukhamedov, Farrukh, et al.
Published: (2013)

Embedded web client in LPC2129 16/32 bit ARM7TDMI-S
by: Loh, Lim Chye
Published: (2007)

Roots Of Polynomials
by: Khaw , Inn Seng
Published: (2007)

An algorithms for finding the cube roots in finite fields
by: Faisal, ., et al.
Published: (2021)

Approximation of the pth Roots of a Matrix by Using Trapezoid Rule
by: Sadeghi, Amir, et al.
Published: (2012)

Arithmetic logic unit (ALU) - bit slice approach.
by: Suparjo, Bambang Sunaryo, et al.

Fixed-Point Theorems for Systems of Operator Equations and Their Applications to the Fractional Differential Equations
by: Zhang, X., et al.
Published: (2018)

Fixed point theorems for the sum of three classes of mixed monotone operators and applications
by: Zhang, X., et al.
Published: (2016)

Convergence of an algorithm for the split common fixed-point of asymptomatic quasi-nonexpansive operators
by: Dang, Y., et al.
Published: (2014)

Analysis and ratio of linear function of parameters in fixed effect three level nested design
by: Usman, Mustofa, et al.
Published: (2016)

VHDL implementation of DES algorithm / Emmanvel Kajan Mering
by: Emmanvel, Kajan Mering
Published: (2004)