Temperature Impact on The ION/IOFF Ratio of Gate All Around Nanowire TFET
This research paper presents the effect of working temperature on the ION, IOFF and ION/IOFF ratio of gate all around nanowire TFET. The (Silvaco) simulation tool has been used to investigate the temperature characteristics of a transistor. The working temperature range of this study is from -5...
| Main Authors: | Agha, Firas Natheer Abdul-kadir, Hashim, Yasir, Shakib, Mohammed Nazmus |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
IEEE Xplore
2020
|
| Subjects: | |
| Online Access: | http://umpir.ump.edu.my/id/eprint/30155/ http://umpir.ump.edu.my/id/eprint/30155/1/09166887.pdf |
Similar Items
Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021)
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021)
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)
Nano-dimensional properties of Si-FinFET transistor based on ION/IOFF ratio and subthreshold swing (SS)
by: Mahmood, Ahmed, et al.
Published: (2018)
by: Mahmood, Ahmed, et al.
Published: (2018)
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
by: Kosmani, Nor Fareza
Published: (2020)
by: Kosmani, Nor Fareza
Published: (2020)
A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
A new factor for fabrication technologies evaluation for silicon nanowire transistors.
by: yasir, Hashim, et al.
Published: (2020)
by: yasir, Hashim, et al.
Published: (2020)
Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)
by: Naif, Yasir Hashim
Published: (2013)
Automatic control system of highway lights
by: Hashim, Yasir, et al.
Published: (2020)
by: Hashim, Yasir, et al.
Published: (2020)
Nanowire NMOS Logic Inverter Characterization
by: Naif, Yasir Hashim
Published: (2016)
by: Naif, Yasir Hashim
Published: (2016)
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
by: Al Ariqi, Hani Taha, et al.
Published: (2019)
A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016)
by: Naif, Yasir Hashim
Published: (2016)
Optimization of Nanowires Ratio in Nano-scale SiNWT Based SRAM Cell
by: Naif, Yasir Hasyim, et al.
Published: (2015)
by: Naif, Yasir Hasyim, et al.
Published: (2015)
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)
by: Dehzangi, Arash, et al.
Published: (2013)
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)
by: Larki, Farhad
Published: (2012)
The study on the aspect ratio of Atomic Force Microscope (AFM) measurements for Triangular Silicon Nanowire
by: Za'bah, Nor Farahidah, et al.
Published: (2013)
by: Za'bah, Nor Farahidah, et al.
Published: (2013)
Temperature Effect on ON/OFF Current Ratio of FinFET Transistor
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)
by: Hashim, Yasir
Published: (2018)
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013)
by: Larki, Farhad, et al.
Published: (2013)
Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method
by: Saad, Ismail, et al.
Published: (2008)
by: Saad, Ismail, et al.
Published: (2008)
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017)
by: Hashim, Yasir
Published: (2017)
Growth temperature and V/III ratio effects on the morphology and crystal structure of InP nanowires.
by: Paiman, Suriati, et al.
Published: (2010)
by: Paiman, Suriati, et al.
Published: (2010)
Electrospun Hematite Nanowires for Photoelectrochemical Cell
by: Ahmed, Irfan, et al.
Published: (2013)
by: Ahmed, Irfan, et al.
Published: (2013)
The effects of physical activity facilities on vigorous physical activity in gated and non-gated neighborhoods
by: Gul, Yasmeen, et al.
Published: (2018)
by: Gul, Yasmeen, et al.
Published: (2018)
Gated Spillway Hydraulic Modelling Of Sultan Abu Bakar (SAB) Dam And The Gated Spillway
by: Isa, Azyrul Haffiz Mat
Published: (2017)
by: Isa, Azyrul Haffiz Mat
Published: (2017)
Investigating the pharmacology of ladybird alkaloids on ligand-gated ion channels
by: Patel, Rohit
Published: (2018)
by: Patel, Rohit
Published: (2018)
Measuring the differences of neighbourhood environment and physical activity in gated and non-gated neighbourhoods in Karachi, Pakistan
by: Gul, Yasmeen, et al.
Published: (2018)
by: Gul, Yasmeen, et al.
Published: (2018)
The association between the perception of crime and walking in gated and non-gated neighbourhoods of Asian developing countries
by: Gul, Yasmeen, et al.
Published: (2018)
by: Gul, Yasmeen, et al.
Published: (2018)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)
Electrospinning synthesis of Bi-2223 superconducting nanowires
by: Bryan Andrew, Balasan, et al.
Published: (2020)
by: Bryan Andrew, Balasan, et al.
Published: (2020)
Optimization of Nanowire Resistance Load Logic Inverter
by: Naif, Yasir Hashim, et al.
Published: (2015)
by: Naif, Yasir Hashim, et al.
Published: (2015)
Nickel nanowire: magnetic ordering synthesis
by: Mahendran, Samykano, et al.
Published: (2018)
by: Mahendran, Samykano, et al.
Published: (2018)
Cobalt nanowires: advancing into future nanomaterial
by: Santhi, U., et al.
Published: (2019)
by: Santhi, U., et al.
Published: (2019)
Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)
by: AlAriqi, Hani Taha, et al.
Published: (2019)
Effect of solution concentration and temperature on the growth of ferromagnetic nanowires during electrodeposition
by: Samykano, M., et al.
by: Samykano, M., et al.
Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
by: Wang, Jian Zhong
Published: (2017)
by: Wang, Jian Zhong
Published: (2017)
Design of automatic gate mechanism
by: Chai, Fook Siang
Published: (2009)
by: Chai, Fook Siang
Published: (2009)
Functional studies of insecticides and acaricides acting on ligand-gated ion channels
by: Iqbal, Sofia
Published: (2019)
by: Iqbal, Sofia
Published: (2019)
Similar Items
-
Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021) -
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021) -
Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021) -
Nano-dimensional properties of Si-FinFET transistor based on ION/IOFF ratio and subthreshold swing (SS)
by: Mahmood, Ahmed, et al.
Published: (2018) -
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
by: Kosmani, Nor Fareza
Published: (2020)