A new factor for fabrication technologies evaluation for silicon nanowire transistors

QR Code

A new factor for fabrication technologies evaluation for silicon nanowire transistors

This paper reviews the fabrication technologies of silicon nanowire transistors (SiNWTs) and rapidly development in this area, as this paper presents various types of SiNWT structures, development of SiNWT properties and different applications until nowadays. This research provides a good comparison...

Full description

Bibliographic Details
Main Authors:	Hashim, Yasir, Shakib, Mohammed Nazmus
Format:	Article
Language:	English
Published:	University Ahmad Dahlan (UAD) 2020
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://umpir.ump.edu.my/id/eprint/30136/ http://umpir.ump.edu.my/id/eprint/30136/1/12121-46543-1-PB.pdf

Similar Items

A new factor for fabrication technologies evaluation for silicon nanowire transistors.
by: yasir, Hashim, et al.
Published: (2020)

Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)

Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)

A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017)

Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)

Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)

Temperature Impact on The ION/IOFF Ratio of Gate All Around Nanowire TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020)

Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)

Electrical characterization of si nanowire GAA-TFET based on dimensions downscaling
by: Abdul-Kadir, Firas Natheer, et al.
Published: (2021)

Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019)

Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)

A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016)

Automatic control system of highway lights
by: Hashim, Yasir, et al.
Published: (2020)

Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)

Etching Effect On The Formation Of Silicon Nanowire Transistor Patterned By AFM Lithography.
by: Abdullah, A. Makarimi, et al.
Published: (2010)

Nanowire NMOS Logic Inverter Characterization
by: Naif, Yasir Hashim
Published: (2016)

Temperature Effect on ON/OFF Current Ratio of FinFET Transistor
by: Hashim, Yasir
Published: (2017)

A Review on Transistors in Nano Dimensions
by: Naif, Yasir Hashim
Published: (2015)

Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020)

Optimization Of Potassium Hydroxide (KOH) Etching On The Fabrication Of P-Type Silicon Nanowire Transistor Patterned By Atomic Force Microscopy Lithography
by: Abdullah, Ahmad Makarimi
Published: (2012)

Simulation, fabrication and characterization of NMOS transistor
by: Rifai, Damhuji
Published: (2006)

Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
by: Dehzangi, Arash
Published: (2012)

Simulation, fabrication and characterization of PMOS transistor device
by: Yusuf, Siti Idzura
Published: (2006)

Mask design, fabrication and test NMOS transistor
by: Sahdan, Mohd Zainizan
Published: (2004)

Temperature sensitivity based on channel length of FinFET transistor
by: Atalla, Yousif, et al.
Published: (2018)

Design and fabrication of silicon nanowire based sensor
by: Abd Rahman, Siti Fatimah, et al.
Published: (2013)

Design and fabrication of silicon glue gun
by: Nurul Adrina, Mohd Nasir
Published: (2012)

Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)

Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor
by: Mahmood, Ahmed, et al.
Published: (2019)

Design of 200V n-type superjunction lateral insulated gate bipolar transistor on partial silicon on insulator
by: Kho, Elizabeth Ching Tee
Published: (2014)

Electrical Сharacterization of Ge-FinFET Transistor Based on Nanoscale Channel Dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)

Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021)

Nano-dimensional properties of Si-FinFET transistor based on ION/IOFF ratio and subthreshold swing (SS)
by: Mahmood, Ahmed, et al.
Published: (2018)

Characterization of carbon nanotube field-effect transistor fabricated by direct growth method
by: Mohamed, Mohd Ambri, et al.
Published: (2010)

Study the characteristic of p-type junction-less side gate silicon nanowire transistor fabricated by atomic force microscopy lithography
by: Dehzangi, Arash, et al.
Published: (2011)

Optimization Of Potassium Hydroxide (Koh) Etching On The Fabrication Of P-Type Silicon Nanowire Transistor Patterned By Atomic Force Microscopy Lithography
by: Abdullah, Ahmad Makarimi
Published: (2012)

Effect of TMAH etching duration on the formation of silicon nanowire transistor patterned by AFM nanolithography
by: Sabar Hutagalung, D., et al.
Published: (2012)

Effect Of Tetramethylammonium Hydroxide (TMAH) Etchant On The Formation Of Silicon Nanowires Transistor Patterned By Atomic Force Microscopy (AFM) Lithography
by: Lew, Kam Chung
Published: (2011)

Electrical characterization of Ge-FinFET transistor based on nanoscale channel dimensions
by: Mahmood, Ahmed, et al.
Published: (2019)

Fabrication, characterization and optimization of in-house MOSFET transistor using spin on dopant technique
by: Morsin, Marlia
Published: (2004)